View RX110-16_8935276.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

datasheet r01ds0202ej0120 rev.1.20 page 1 of 108 jul 29, 2016 rx110 group renesas mcus features 32-bit rx cpu core ? 32 mhz maximum operating frequency capable of 50 dmips when operating at 32 mhz ? accumulator handles 64-b it results (for a single instruction) from 32-bit 32-bit operations ? multiplication and division unit handles 32-bit 32-bit operations (multiplication in structions take one cpu clock cycle) ? fast interrupt ? cisc harvard architecture with five-stage pipeline ? variable-length instruction format, ultra-compact code ? on-chip debugging circuit low power consumption functions ? operation from a single 1.8 to 3.6 v supply ? three low power modes ? supply current high-speed operating mode: 0.1 ma/mhz software standby mode: 0.35 a ? recovery time from soft ware standby mode: 4.8 s on-chip flash memory for code, no wait states ? operation at 32 mhz, read cycle of 31.25 ns ? no wait states for reading at full cpu speed ? 8 to 128 kbyte capacities ? programmable at 1.8 v ? for instructions and operands on-chip sram, no wait states ? 8 to 16 kbyte capacities data transfer controller (dtc) ? four transfer modes ? transfer can be set for each interrupt source. reset and power supply voltage management ? six types including the power-on reset (por) ? low voltage detection (lvd ) with voltage settings clock functions ? external clock input fre quency: up to 20 mhz ? main clock oscillator frequency: 1 to 20 mhz ? sub-clock oscillator frequency: 32.768 khz ? low-speed on-chip oscillator: 4 mhz ? high-speed on-chip os cillator: 32 mhz1% ( ? 20 to 85c) ? iwdt-dedicated on-chip oscillator: 15 khz ? generate a dedicated 32.76 8-khz clock for the rtc ? on-chip clock frequency accu racy measurement circuit (cac) real-time clock (rtc) ? 30-second, leap year, and error adjustment functions ? calendar cou nt mode or bina ry count mode selectable ? capable initiatin g exit from software standby mode independent watchdog timer (wdt) ? 15-khz on-chip oscillator pr oduces a dedicated clock signal to drive iwdt operation. on-chip functions for iec 60730 compliance ? clock frequency accuracy measurement circuit, iwdt, functions to assist in ram testing, etc. up to five channels for communication ? sci: asynchronous mode , clock synchronous mode, smart card interface (up to seven channels) ? i 2 c bus interface: transfer at up to 400 kbps, capable of smbus operation (one channel) ? rspi: up to 16 mbps (one channel) up to 6 extended-function timers ? 16-bit mtu: input capture/output compare, phase counting mode (four channels) ? 16-bit cmt (two channels) 12-bit a/d converter ? up to 14 channels ? 1.0 s minimum conversion speed ? double trigger (data duplication) function for motor control temperature sensor general i/o ports ? 5-v tolerant, open drain, input pull-up multi-function pi n controller (mpc) ? multiple i/o pins can be sele cted for peripheral functions. unique id ? 32-byte id code for the mcu operating temperature range ?? 40 to ? 85?c ?? 40 to ? 105c plqp0064kb-a 10 10 mm, 0.5 mm pitch plqp0064ga-a 14 14 mm, 0.8 mm pitch plqp0048kb-a 7 7 mm, 0.5 mm pitch pwqn0048kb-a 7 7 mm, 0.5 mm pitch pwqn0040kc-a 6 6 mm, 0.5 mm pitch pwlg0064ka-a 5 5 mm, 0.5 mm pitch pwlg0036ka-a 4 4 mm, 0.5 mm pitch 32 mhz 32-bit rx mcus, 50 dmips, up to 128 kbytes of flash memory, up to 5 comms channe ls, 12-bit a/d, rtc r01ds0202ej0120 rev.1.20 jul 29, 2016
r01ds0202ej0120 rev.1.20 page 2 of 108 jul 29, 2016 rx110 group 1. overview 1. overview 1.1 outline of specifications table 1.1 lists the specifications, and table 1.2 gives a comparison of the functions of the products in different packages. table 1.1 is for products with the greatest number of functions, so the number of peripheral modules and channels will differ in accordance with the p ackage type. for details, see table 1.2, comparison of functions for different packages . table 1.1 outline of specifications (1/3) classification module/function description cpu cpu ? maximum operating frequency: 32 mhz ? 32-bit rx cpu ? minimum instruction execution time: one instruction per one clock cycle ? address space: 4-gbyte linear ? register set general purpose: sixteen 32-bit registers control: eight 32-bit registers accumulator: one 64-bit register ? basic instructions: 73 ? dsp instructions: 9 ? addressing modes: 10 ? data arrangement instructions: little endian data: selectable as little endian or big endian ? on-chip 32-bit multiplier: 32-bit 32-bit 64-bit ? on-chip divider: 32-bit 32-bit 32 bits ? barrel shifter: 32 bits memory rom ? capacity: 8 k /16 k /32 k /64 k /96 k /128 kbytes ? 32 mhz, no-wait memory access ? programming/erasing method: serial programming (asynchronous serial communication), self-programming ram ? capacity: 8 k /10 k /16 kbytes ? 32 mhz, no-wait memory access mcu operating mode single-chip mode clock clock generation circuit ? main clock oscillator, sub-clock oscillator, low-s peed on-chip oscillator, high-speed on-chip oscillator, and iwdt-dedicated on-chip oscillator ? oscillation stop detection: available ? clock frequency accuracy measurement circuit (cac) ? independent settings for the system clock (iclk), peripheral module clock (pclk), and flashif clock (fclk) the cpu and system sections such as other bus masters run in synchronization with the system clock (iclk): 32 mhz (at max.) peripheral modules run in synchronization with the pclk: 32 mhz (at max.) the flash peripheral circuit runs in sync hronization with the fclk: 32 mhz (at max.) ? the iclk frequency can only be set to fclk, pclkb, or pclkd multiplied by n (n: 1, 2, 4, 8, 16, 32, 64). resets res# pin reset, power-on reset, voltage monitoring reset, independent watchdog timer reset, and software reset voltage detection voltage detection circuit (lvdaa) ? when the voltage on vcc falls below the voltage detection level, an internal reset or internal interrupt is generated. voltage detection circuit 1 is capable of selecting the detection voltage from 10 levels voltage detection circuit 2 is capable of selecting the detection voltage from 4 levels low power consumption low power consumption functions ? module stop function ? three low power consumption modes sleep mode, deep sleep mode, and software standby mode function for lower operating power consumption ? operating power control modes high-speed operating mode, middle-speed operating mode, and low-speed operating mode interrupt interrupt controller (icub) ? interrupt vectors: 65 ? external interrupts: 9 (nmi, irq0 to irq7 pins) ? non-maskable interrupts: 4 (nmi pin, voltage monitoring 1 interrupt, voltage monitoring 2 interrupt, and iwdt interrupt) ? 16 levels specifiable for the order of priority dma data transfer controller (dtca) ? transfer modes: normal transfer, repeat transfer, and block transfer ? activation sources: interrupts ? chain transfer function
r01ds0202ej0120 rev.1.20 page 3 of 108 jul 29, 2016 rx110 group 1. overview i/o ports general i/o ports 64-pin /48-pin /40-pin /36-pin ? i/o: 50/34/28/24 ? input: 2/2/1/1 ? pull-up resistors: 42/28/23/20 ? open-drain outputs: 38/28/23/20 ? 5-v tolerance: 4/4/4/4 multi-function pin controller (mpc) capable of selecting the input/output function from multiple pins timers multi-function timer pulse unit 2 (mtu2b) ? (16 bits 4 channels) 1 unit ? time bases for the four 16-bit timer channels can be provided via up to 8 pulse-input/output lines and three pulse-input lines ? select from among eight or seven counter-input clock signals for each channel (pclk/1, pclk/4, pclk/16, pclk/64, pclk/256, pclk/1024, mt clka, mtclkb, mtclkc, mtclkd) other than channel 5, for which only four signals are available. ? input capture function ? 13 output compare/input capture registers ? pulse output mode ? phase counting mode ? generation of triggers for a/d converter conversion compare match timer (cmt) ? (16 bits 2 channels) 1 unit ? select from among four clock signals (pclk/8, pclk/32, pclk/128, pclk/512) independent watchdog timer (iwdta) ? 14 bits 1 channel ? count clock: dedicated low-speed on-chip oscillator for the iwdt frequency divided by 1, 16, 32, 64, 128, or 256 realtime clock (rtca) ? clock source: sub-clock ? calendar count mode or binary count mode selectable ? interrupts: alarm interrupt, periodic interrupt, and carry interrupt communication functions serial communications interfaces (scie, scif) ? 3 channels (channel 1, 5: scie, channel 12: scif) ? serial communications modes: asynchronous, clock synchronous, and smart card interface ? on-chip baud rate generator allows selection of the desired bit rate ? choice of lsb first or msb first transfer ? average transfer rate clock can be input from mtu2 timers ? simple i 2 c ? simple spi ? master/slave mode supported (scif only) ? start frame and information frame are included (scif only) ? start-bit detection in asynchronous mode: low level or falling edge is selectable (scie/scif) i 2 c bus interface (riic) ? 1 channel ? communications formats: i 2 c bus format/smbus format ? master mode or slave mode selectable ? supports fast mode serial peripheral interface (rspi) ? 1 channel ? transfer facility using the mosi (master out, slave in), miso (mast er in, slave out), ssl (slave select), and rspi clock (rspck) signals enables serial transfer through spi operation (four lines) or clock- synchronous operation (three lines) ? capable of handling serial transfer as a master or slave ? data formats ? choice of lsb first or msb first transfer the number of bits in each transfer can be changed to 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits. 128-bit buffers for transmission and reception up to four frames can be transmitted or receiv ed in a single transfer operation (with each frame having up to 32 bits) ? double buffers for both transmission and reception 12-bit a/d converter (s12adb) ? 1 unit (1 unit 14 channels) ? 12-bit resolution ? minimum conversion time: 1.0 s per channel when the adclk is operating at 32 mhz ? operating modes scan mode (single scan mode, continuous scan mode, and group scan mode) ? double trigger mode (duplication of a/d conversion data) ? a/d conversion start conditions a software trigger, a trigger from a timer (mtu), or an external trigger signal temperature sensor (tempsa) ? 1 channel ? the voltage of the temperature is converted into a digital value by the 12-bit a/d converter. crc calculator (crc) ? crc code generation for arbitrary amounts of data in 8-bit units ? select any of three generating polynomials: x 8 + x 2 + x + 1, x 16 + x 15 + x 2 + 1, or x 16 + x 12 + x 5 + 1 ? generation of crc codes for use with lsb firs t or msb first communications is selectable. table 1.1 outline of specifications (2/3) classification module/function description
r01ds0202ej0120 rev.1.20 page 4 of 108 jul 29, 2016 rx110 group 1. overview data operation circuit (doc) comparison, addition, and subtraction of 16-bit data unique id 32-byte id code for the mcu power supply voltages/operating frequencies vcc = 1.8 to 2.4 v: 8 mhz, vcc = 2.4 to 2.7 v: 16 mhz, vcc = 2.7 to 3.6 v: 32 mhz supply current 3.2 ma at 32 mhz (typ.) operating temperatures d version: ? 40 to +85c, g version: ? 40 to +105c packages 64-pin lfqfp (plqp0064kb-a) 10 10 mm, 0.5 mm pitch 64-pin lqfp (plqp0064ga-a) 14 14 mm, 0.8 mm pitch 64-pin wflga (pwlg0064ka-a) 5 5 mm, 0.5 mm pitch 48-pin lfqfp (plqp0048kb-a) 7 7 mm, 0.5 mm pitch 48-pin hwqfn (pwqn0048kb-a) 7 7 mm, 0.5 mm pitch 40-pin hwqfn (pwqn0040kc-a) 6 6 mm, 0.5 mm pitch 36-pin wflga (pwlg0036ka-a) 4 4 mm, 0.5 mm pitch on-chip debugging system e1 emulator (fine interface) table 1.1 outline of specifications (3/3) classification module/function description
r01ds0202ej0120 rev.1.20 page 5 of 108 jul 29, 2016 rx110 group 1. overview table 1.2 comparison of functions for different packages module/functions rx110 group 64 pins 48 pins 40 pins 36 pins interrupts external interrupts nmi, irq0 to irq7 dma data transfer controller supported timers multi-function timer pulse unit 2 4 channels (mtu0 to mtu2, mtu5) compare match timer 2 channels 1 unit realtime clock supported not supported independent watchdog timer supported communication functions serial communications interfaces [simple i 2 c, simple spi] 2 channels (sci1, sci5) serial communications interface [simple i 2 c, simple spi] 1 channel (sci12) i 2 c bus interface 1 channel serial peripheral interface 1 channel 1 channel (ssla1 and ssla3 are not supported) 1 channel (ssla1 to ssla3 are not supported) 12-bit a/d converter (including high-precision channels) 14 channels (6 channels) 10 channels (4 channels) 8 channels (3 channels) 7 channels (2 channels) temperature sensor supported crc calculator supported packages 64-pin lfqfp 64-pin lqfp 64-pin wflga 48-pin lfqfp 48-pin hwqfn 40-pin hwqfn 36-pin wflga
r01ds0202ej0120 rev.1.20 page 6 of 108 jul 29, 2016 rx110 group 1. overview 1.2 list of products table 1.3 is a list of products, and figure 1.1 shows how to read the product pa rt no., memory capacity, and package type. table 1.3 list of products (1/2) group part no. orderable part no. package rom capacity ram capacity maximum operating frequency operating temperature rx110 r5f51105agfm r5f51105agfm#30 plqp0064kb-a 128 kbytes 16 kbytes 32 mhz ? 40 to +105c r5f51105agfk r5f51105agfk#30 plqp0064ga-a r5f51105agfl r5f51105agfl#30 plqp0048kb-a r5f51105agne r5f51105agne#u0 pwqn0048kb-a r5f51104agfm r5f51104agfm#30 plqp0064kb-a 96 kbytes r5f51104agfk r5f51104agfk#30 plqp0064ga-a r5f51104agfl r5f51104agfl#30 plqp0048kb-a r5f51104agne r5f51104agne#u0 pwqn0048kb-a r5f51103agfm r5f51103agfm#30 plqp0064kb-a 64 kbytes 10 kbytes r5f51103agfk r5f51103agfk#30 plqp0064ga-a r5f51103agfl r5f51103agfl#30 plqp0048kb-a r5f51103agne r5f51103agne#u0 pwqn0048kb-a r5f51103agnf r5f51103agnf#u0 pwqn0040kc-a r5f51101agfm r5f51101agfm#30 plqp0064kb-a 32 kbytes r5f51101agfk r5f51101agfk#30 plqp0064ga-a r5f51101agfl r5f51101agfl#30 plqp0048kb-a r5f51101agne r5f51101agne#u0 pwqn0048kb-a r5f51101agnf r5f51101agnf#u0 pwqn0040kc-a r5f5110jagfm r5f5110jagfm#30 plqp0064kb-a 16 kbytes 8 kbytes r5f5110jagfk r5f5110jagfk#30 plqp0064ga-a r5f5110jagfl r5f5110jagfl#30 plqp0048kb-a r5f5110jagne r5f5110jagne#u0 pwqn0048kb-a r5f5110jagnf r5f5110jagnf#u0 pwqn0040kc-a r5f5110hagnf r5f5110hagnf#u0 pwqn0040kc-a 8 kbytes
r01ds0202ej0120 rev.1.20 page 7 of 108 jul 29, 2016 rx110 group 1. overview note: orderable part numbers are current as of when this manual was published. please make sure to refer to the relevant product page on the renesas website for the latest part numbers. rx110 r5f51105adfm r5f51105adfm#30 plqp0064kb-a 128 kbytes 16 kbytes 32mhz ? 40 to +85c r5f51105adfk r5f51105adfk#30 plqp0064ga-a r5f51105adlf r5f51105adlf#u0 pwlg0064ka-a r5f51105adfl r5f51105adfl#30 plqp0048kb-a r5f51105adne r5f51105adne#u0 pwqn0048kb-a r5f51104adfm r5f51104adfm#30 plqp0064kb-a 96 kbytes r5f51104adfk r5f51104adfk#30 plqp0064ga-a r5f51104adlf r5f51104adlf#u0 pwlg0064ka-a r5f51104adfl r5f51104adfl#30 plqp0048kb-a r5f51104adne r5f51104adne#u0 pwqn0048kb-a r5f51103adfm r5f51103adfm#30 plqp0064kb-a 64 kbytes 10 kbytes r5f51103adfk r5f51103adfk#30 plqp0064ga-a r5f51103adlf r5f51103adlf#u0 pwlg0064ka-a r5f51103adfl r5f51103adfl#30 plqp0048kb-a r5f51103adne r5f51103adne#u0 pwqn0048kb-a r5f51103adlm r5f51103adlm#u0 pwlg0036ka-a r5f51103adnf r5f51103adnf#u0 pwqn0040kc-a r5f51101adfm r5f51101adfm#30 plqp0064kb-a 32 kbytes r5f51101adfk r5f51101adfk#30 plqp0064ga-a r5f51101adlf r5f51101adlf#u0 pwlg0064ka-a r5f51101adfl r5f51101adfl#30 plqp0048kb-a r5f51101adne r5f51101adne#u0 pwqn0048kb-a r5f51101adlm r5f51101adlm#u0 pwlg0036ka-a r5f51101adnf r5f51101adnf#u0 pwqn0040kc-a r5f5110jadfm r5f5110jadfm#30 plqp0064kb-a 16 kbytes 8 kbytes r5f5110jadfk r5f5110jadfk#30 plqp0064ga-a r5f5110jadlf r5f5110jadlf#u0 pwlg0064ka-a r5f5110jadfl r5f5110jadfl#30 plqp0048kb-a r5f5110jadne r5f5110jadne#u0 pwqn0048kb-a r5f5110jadlm r5f5110jadlm#u0 pwlg0036ka-a r5f5110jadnf r5f5110jadnf#u0 pwqn0040kc-a r5f5110hadlm r5f5110hadlm#u0 pwlg0036ka-a 8 kbytes r5f5110hadnf r5f5110hadnf#u0 pwqn0040kc-a table 1.3 list of products (2/2) group part no. orderable part no. package rom capacity ram capacity maximum operating frequency operating temperature
r01ds0202ej0120 rev.1.20 page 8 of 108 jul 29, 2016 rx110 group 1. overview figure 1.1 how to read the product part no., memory capacity, and package type type of memory f: flash memory version package type, number of pins, and pin pitch fm: lfqfp/64/0.50 fk: lqfp/64/0.80 lf: wflga/64/0.50 fl: lfqfp/48/0.50 ne: hwqfn/48/0.50 nf: hwqfn/40/0.50 lm: wflga/36/0.50 rom and ram capacity 5: 128 kbytes/16 kbytes 4: 96 kbytes/16 kbytes 3: 64 kbytes/10 kbytes 1: 32 kbytes/10 kbytes j: 16 kbytes/8 kbytes h: 8 kbytes/8 kbytes group name 10: rx110 group 11: rx111 group renesas mcu renesas semiconductor product series name rx100 series d: operating temperature (-40c to +85c) g: operating temperature (-40c to +105c) r 5 f 5 1 d f m a50 1# 3 0 packing, terminal material (pb-free) #3: tray/sn (tin) only #u: tray/sncu and others production identification code
r01ds0202ej0120 rev.1.20 page 9 of 108 jul 29, 2016 rx110 group 1. overview 1.3 block diagram figure 1.2 shows a block diagram . figure 1.2 block diagram icub: interrupt controller dtca: data transfer controller iwdta: independent watchdog timer crc: crc (cyclic redundancy check) calculator scie/scif: serial communications interface rspi: serial peripheral interface riic: i 2 c bus interface mtu2b: multi-function timer pulse unit 2 cmt: compare match timer rtca: realtime clock doc: data operation circuit cac: clock frequency accuracy measurement circuit operand bus instruction bus internal main bus 1 clock generation circuit rx cpu ram rom port 0 port 1 port 2 port 3 port 4 internal peripheral buses 1, 2, 4 to 6 internal main bus 2 dtca icub port 5 port a port b port c port e iwdta crc scie 2 channels scif 1 channel rspi 1 channel riic 1 channel cmt 2 channels (unit 0) rtca 12-bit a/d converter 14 channels doc cac temperature sensor mtu2b 4 channels port h port j
r01ds0202ej0120 rev.1.20 page 10 of 108 jul 29, 2016 rx110 group 1. overview 1.4 pin functions table 1.4 lists the pin functions. table 1.4 pin functions (1/3) classifications pin name i/o description power supply vcc input power supply pin. c onnect it to the system power supply. vcl ? connect this pin to the vss pin via the 4.7 f smoothing capacitor used to stabilize the internal power supply. place the capacitor close to the pin. vss input ground pin. connect it to the system power supply (0 v). analog power supply avcc0 input analog voltage supply pin for the 12-bit a/d converter. connect this pin to vcc when not using the 12-bit a/d converter. avss0 input analog ground pin for the 12-bit a/ d converter. connect this pin to vss when not using the 12-bit a/d converter. vrefh0 input analog reference voltage supply pin for the 12-bit a/d converter. connect this pin to vcc when not us ing the 12-bit a/d converter. vrefl0 input analog reference ground pin for t he 12-bit a/d converter. connect this pin to vss when not using the 12-bit a/d converter. clock xtal output/ input * 1 pins for connecting a crystal resonator . an external clock can be input through the xtal pin. extal input xcin input input/output pins for the sub-clo ck oscillator. connect a crystal resonator between xcin and xcout. xcout output clkout output clock output pin. operating mode control md input pin for setting the operating mode. the signal levels on this pin must not be changed during operation. system control res# input reset pin. this lsi enters the reset state when this signal goes low. cac cacref input input pin for the clock frequency accuracy measurement circuit. on-chip emulator fined i/o fine interface pin. lvd cmpa2 input detection target voltage pin for voltage detection 2. interrupts nmi input non-maskable interrupt request pin. irq0 to irq7 input interrupt request pins. multi-function timer pulse unit 2 mtioc0a, mtioc0b mtioc0c, mtioc0d i/o the tgra0 to tgrd0 input capture input/output compare output/pwm output pins. mtioc1a, mtioc1b i/o the tgra1 and tgrb1 input capture input/output compare output/pwm output pins. mtioc2a, mtioc2b i/o the tgra2 and tgrb2 input capture input/output compare output/pwm output pins. mtic5u, mtic5v, mtic5w input the tgru5, tgrv5, and tgrw5 input capture input/external pulse input pins. mtclka, mtclkb, mtclkc, mtclkd input input pins for the external clock. realtime clock rtcout output output pin for the 1-hz/64-hz clock. serial communications interface (scie) ? asynchronous mode/clock synchronous mode sck1, sck5 i/o input/output pins for the clock. rxd1, rxd5 input input pins for receiving data. txd1, txd5 output output pins for transmitting data. cts1#, cts5# input input pins for controlling the start of transmission and reception. rts1#, rts5# output output pins for controlling the start of transmission and reception.
r01ds0202ej0120 rev.1.20 page 11 of 108 jul 29, 2016 rx110 group 1. overview serial communications interface (scie) ? simple i 2 c mode sscl1, sscl5 i/o input/output pins for the i 2 c clock. ssda1, ssda5 i/o input/output pins for the i 2 c data. ? simple spi mode sck1, sck5 i/o input/output pins for the clock. smiso1, smiso5 i/o input/output pins for slave transmit data. smosi1, smosi5 i/o input/output pins for master transmit data. ss1#, ss5# input chip-select input pins. serial communications interface (scif) ? asynchronous mode/clock synchronous mode sck12 i/o input/output pin for the clock. rxd12 input input pin for receiving data. txd12 output output pin for transmitting data. cts12# input input pin for controlling the start of transmission and reception. rts12# output output pin for controlling t he start of transmission and reception. ? simple i 2 c mode sscl12 i/o input/output pin for the i 2 c clock. ssda12 i/o input/output pin for the i 2 c data. ? simple spi mode sck12 i/o input/output pin for the clock. smiso12 i/o input/output pin for slave transmit data. smosi12 i/o input/output pin for master transmit data. ss12# input chip-select input pin. ? extended serial mode rxdx12 input input pin for data reception by scif. txdx12 output output pin for data transmission by scif. siox12 i/o input/output pin for data reception or transmission by scif. i 2 c bus interface scl0 i/o input/output pin for i 2 c bus interface clocks. bus c an be directly driven by the n-channel open drain output. sda0 i/o input/output pin for i 2 c bus interface data. bus can be directly driven by the n-channel open drain output. serial peripheral interface rspcka i/o input/output pin for the rspi clock. mosia i/o input/output pin for transmitting data from the rspi master. misoa i/o input/output pin for transmitting data from the rspi slave. ssla0 i/o input/output pin to select the slave for the rspi. ssla1 to ssla3 output output pins to select the slave for the rspi. 12-bit a/d converter an000 to an004, an006, an008 to an015 input input pins for the analog signals to be processed by the a/d converter. adtrg0# input input pin for the external tri gger signals that start the a/d conversion. i/o ports p03, p05 i/o 2-bit input/output pins. p14 to p17 i/o 4-bit input/output pins. p26, p27 i/o 2-bit input/output pins. p30 to p32, p35 i/o 4-bit inpu t/output pins (p35 input pin). p40 to p44, p46 i/o 6-bit input/output pins. p54, p55 i/o 2-bit input/output pins. pa0, pa1, pa3, pa4, pa6 i/o 5-bit input/output pins. pb0, pb1, pb3, pb5 to pb7 i/o 6-bit input/output pins. table 1.4 pin functions (2/3) classifications pin name i/o description
r01ds0202ej0120 rev.1.20 page 12 of 108 jul 29, 2016 rx110 group 1. overview note 1. for external clock input. i/o ports pc0 to pc7 i/o 8-bit input/output pins. pe0 to pe7 i/o 8-bit input/output pins. ph0 to ph3 i/o 4-bit input/output pins. ph7 input 1-bit input pin. pj6, pj7 i/o 2-bit input/output pins. table 1.4 pin functions (3/3) classifications pin name i/o description
r01ds0202ej0120 rev.1.20 page 13 of 108 jul 29, 2016 rx110 group 1. overview 1.5 pin assignments figure 1.3 to figure 1.7 show the pin assignments. table 1.5 to table 1.9 show the lists of pins and pin functions. figure 1.3 pin assignments of the 64-pin lfqfp/lqfp 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 54 55 51 49 50 52 53 56 57 58 59 60 61 63 64 62 rx110 group plqp0064kb-a plqp0064ga-a (64-pin lfqfp/lqfp) (top view) pe2 pe1 pe0 pe7 pe6 p46 p44 p43 p42 p41 pj7/vrefl0 p40 pj6/vrefh0 avss0 avcc0 p05 pe3 pe4 pe5 pa0 pa1 pa3 pa4 pa6 vss pb0 vcc pb1 pb3 pb5 pb6/pc0 pb7/pc1 pc2 pc3 pc4 pc5 pc6 pc7 p54 p55 ph0 ph1 ph2 ph3 p14 p15 p16 p17 p03 p27 p26 p30 p31 md res# xcout ph7/xcin p35/nmi xtal extal vcl vss vcc p32 note: this figure indicates the power supply pins and i/o ports. for the pin configuration, see the table ?list of pins and pin functions (64-pin lfqfp/lqfp)?.
r01ds0202ej0120 rev.1.20 page 14 of 108 jul 29, 2016 rx110 group 1. overview figure 1.4 pin assignments of the 64-pin wflga avss0 rx110 group pwlg0064ka-a (64-pin wflga) (upper perspective view) xcout ph7/ xcin res# xtal extal vcl vss avcc0 p03 p05 p30 md p32 p17 vcc pj6/ vrefh0 p40 p27 p26 p31 p35 p16 ph3 pj7/ vrefl0 p42 p41 pe0 p55 p14 p15 ph2 p43 p44 pe7 pa6 pb3 p54 pc6 ph1 p46 pe6 pe5 pa4 pb1 pc7 pc5 ph0 pe2 pe1 pa1 pa3 pb0 pc4 pc3 pc2 pe3 pe4 pa0 vss vcc pb5 pb6 pb7 abcde fgh 8 7 6 5 4 3 2 1 abcde fgh 8 7 6 5 4 3 2 1 note: this figure indicates the power supply pins and i/o port pins. for the pin configuration, see the table ?list of pins and pin functions (64-pin wflga)?. note: for the position of a1 pin in the package, see ?package dimensions?.
r01ds0202ej0120 rev.1.20 page 15 of 108 jul 29, 2016 rx110 group 1. overview figure 1.5 pin assignments of the 48-pin lfqfp/hwqfn 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 1 2 3 4 5 6 7 8 9 10 11 12 38 39 37 40 41 42 43 44 45 47 48 46 rx110 group plqp0048kb-a (48-pin lfqfp) (top view) pe2 pe1 pe0 pe7 p46 p42 p41 pj7/vrefl0 p40 pj6/vrefh0 avss0 avcc0 pe3 pe4 pa1 pa3 pa4 pa6 vss pb0/pc0 vcc pb1/pc1 pb3/pc2 pb5/pc3 pc4 pc5 pc6 pc7 ph0 ph1 ph2 ph3 p14 p15 p16 p17 p27 p26 md res# xcout ph7/xcin p35/nmi xtal extal vcl vss vcc 18 17 16 15 14 13 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 1 2 3 4 5 6 7 8 9 10 11 12 38 39 37 40 41 42 43 44 45 47 48 46 rx110 group pwqn0048kb-a (48-pin hwqfn) (top view) pe2 pe1 pe0 pe7 p46 p42 p41 pj7/vrefl0 p40 pj6/vrefh0 avss0 avcc0 pe3 pe4 pa1 pa3 pa4 pa6 vss pb0/pc0 vcc pb1/pc1 pb3/pc2 pb5/pc3 pc4 pc5 pc6 pc7 ph0 ph1 ph2 ph3 p14 p15 p16 p17 p27 p26 md res# xcout ph7/xcin p35/nmi xtal extal vcl vss vcc note: this figure indicates the power supply pins and i/o port pins. for the pin configuration, see the table ?list of pins and pin functions (48-pin lfqfp/hwqfn)?. note: it is recommended that the exposed di e pad of hwqfn should be connected to vss . 18 17 16 15 14 13
r01ds0202ej0120 rev.1.20 page 16 of 108 jul 29, 2016 rx110 group 1. overview figure 1.6 pin assignments of the 40-pin hwqfn 20 19 18 17 31 32 33 34 35 36 37 39 40 38 pe2 pe1 pe0 p46 p42 p41 pj7/vrefl0 pj6/vrefh0 avss0 avcc0 pc4 ph0 ph1 ph2 ph3 p14 p15 p16 p17 p32 p27 p26 md res# p35/nmi xtal extal vcl vss vcc note: this figure indicates the power supply pins and i/o port pins. for the pin configuration, se e the table ?list of pins and pin functions (40-pin hwqfn)?. note: it is recommended that the exposed di e pad of hwqfn should be connected to vss. 16 15 14 13 12 11 30 29 28 27 26 25 24 23 22 21 rx110 group pwqn0040kc-a (40-pin hwqfn) (top view) pe3 pe4 pa1 pa3 pa4 pa6 vss pb0 vcc pb3 1 2 3 4 5 6 7 8 9 10
r01ds0202ej0120 rev.1.20 page 17 of 108 jul 29, 2016 rx110 group 1. overview figure 1.7 pin assignments of the 36-pin wflga avss0 rx110 group pwlg0036ka-a (36-pin wflga) (upper perspective view) res# xtal extal vcl vss avcc0 p27 md p35 p17 vcc pj6/ vrefh0 pj7/ vrefl0 pe3 p14 p16 ph3 p42 pe0 pe4 pa6 p15 ph2 p41 pe1 pa4 pb3 pc4 ph1 pe2 pa3 vss pb0 vcc ph0 abcde f 6 5 4 3 2 1 note: this figure indicates the power supply pins and i/o port pins. for the pin configuration, see the table ?list of pins and pin functions (36-pin wflga)?. note: for the position of a1 pin in the package, see ?package dimensions?.
r01ds0202ej0120 rev.1.20 page 18 of 108 jul 29, 2016 rx110 group 1. overview table 1.5 list of pins and pin functions (64-pin lfqfp/lqfp) (1/2) pin no. power supply, clock, system control i/o port timers (mtu, rtc) communication (scie, scif, rspi, riic) others 1p 0 3 2 p27 mtioc2b sck1/sck12 irq3/cmpa2/ cacref/adtrg0# 3 p26 mtioc2a txd1/smosi1/ssda1 4 p30 rxd1/smiso1/sscl1 irq0 5 p31 cts1#/rts1#/ss1# irq1 6md fined 7res# 8xcout 9xcin ph7 10 p35 nmi 11 xtal 12 extal 13 vcl 14 vss 15 vcc 16 p32 mtioc0c/rtcout irq2 17 p17 mtioc0c sck1/misoa/sda0/rxd12/rxdx12/ smiso12/sscl12 irq7 18 p16 rtcout txd1/smosi1/ssda1/mosia/scl0 irq6/adtrg0# 19 p15 mtioc0b/mtclkb rxd1/smis o1/sscl1/rspcka irq5/clkout 20 p14 mtioc0a/mtclka cts 1#/rts1#/ss1#/ssla0/txd12/ txdx12/siox12/smosi12/ssda12 irq4 21 ph3 mtioc1a 22 ph2 irq1 23 ph1 irq0 24 ph0 mtioc1b cacref 25 p55 26 p54 27 pc7 mtclkb txd1/smosi1/ssda1/misoa cacref 28 pc6 mtclka rxd1/smiso1/sscl1/mosia 29 pc5 mtclkd sck1/rspcka 30 pc4 mtclkc sck5/ssla0 irq2/clkout 31 pc3 txd5/smosi5/ssda5 32 pc2 rxd5/smiso5/sscl5/ssla3 33 pb7/pc1 34 pb6/pc0 35 pb5 mtioc2a/mtioc1b 36 pb3 mtioc0a 37 pb1 mtioc0c irq4 38 vcc 39 pb0 mtic5w/mtioc0c/ rtcout scl0/rspcka irq2/adtrg0# 40 vss 41 pa6 mtic5v/mtclkb/mtioc2a cts5#/rts5#/ss5#/sda0/mosia irq3 42 pa4 mtic5u/mtclka/mtioc2b txd5/smosi5/ssda5/ssla0 irq5 43 pa3 mtioc0d/mtclkd/ mtioc1b rxd5/smiso5/sscl5/misoa irq6 44 pa1 mtioc0b/mtclkc/ rtcout sck5/ssla2
r01ds0202ej0120 rev.1.20 page 19 of 108 jul 29, 2016 rx110 group 1. overview note 1. the power source of the i/o buffer for these pins is avcc0. 45 pa0 ssla1 cacref 46 pe5 mtioc2b irq5/an013 47 pe4 mtioc1a mosia irq4/an012 48 pe3 mtioc0a/mtioc1b cts12#/rt s12#/ss12#/rspcka irq3/an011 49 pe2 rxd12/rxdx12/smiso12/sscl12 irq7/an010 50 pe1 txd12/txdx12/siox12/smosi12/ ssda12 irq1/an009 51 pe0 mtioc2a sck12 irq0/an008 52 pe7 irq7/an015 53 pe6 irq6/an014 54 p46* 1 an006 55 p44* 1 an004 56 p43* 1 an003 57 p42* 1 an002 58 p41* 1 an001 59 vrefl0 pj7* 1 60 p40* 1 an000 61 vrefh0 pj6* 1 62 avss0 63 avcc0 64 p05 table 1.5 list of pins and pin functions (64-pin lfqfp/lqfp) (2/2) pin no. power supply, clock, system control i/o port timers (mtu, rtc) communication (scie, scif, rspi, riic) others
r01ds0202ej0120 rev.1.20 page 20 of 108 jul 29, 2016 rx110 group 1. overview table 1.6 list of pins and pin functions (64-pin wflga) (1/2) pin no. power supply, clock, system control i/o port timers (mtu, rtc) communication (scie, scif, rspi, riic) others a1 avss0 a2 avcc0 a3 vrefh0 pj6* 1 a4 vrefl0 pj7* 1 a5 p43* 1 an003 a6 p46* 1 an006 a7 pe2 rxd12/rxdx12/smiso12/sscl12 irq7/an010 a8 pe3 mtioc0a/mtioc1b cts12#/rt s12#/ss12#/rspcka irq3/an011 b1 xcout b2 p03 b3 p40* 1 an000 b4 p42* 1 an002 b5 p44* 1 an004 b6 pe6 irq6/an014 b7 pe1 txd12/txdx12/siox12/smosi12/ ssda12 irq1/an009 b8 pe4 mtioc1a mosia irq4/an012 c1 xcin ph7 c2 p05 c3 p27 mtioc2b sck1/sck12 irq3/cmpa2/ cacref/adtrg0# c4 p41* 1 an001 c5 pe7 irq7/an015 c6 pe5 mtioc2b irq5/an013 c7 pa1 mtioc0b/mtclkc/ rtcout sck5/ssla2 c8 pa0 ssla1 cacref d1 res# d2 p30 rxd1/smiso1/sscl1 irq0 d3 p26 mtioc2a txd1/smosi1/ssda1 d4 pe0 mtioc2a sck12 irq0/an008 d5 pa6 mtic5v/mtioc2a/mtclkb cts5#/rts5#/ss5#/sda0/mosia irq3 d6 pa4 mtic5u/mtioc2b/mtclka txd5/smosi5/ssda5/ssla0 irq5 d7 pa3 mtioc0d/mtclkd/ mtioc1b rxd5/smiso5/sscl5/misoa irq6 d8 vss e1 xtal e2 md fined e3 p31 cts1#/rts1#/ss1# irq1 e4 p55 e5 pb3 mtioc0a e6 pb1 mtioc0c irq4 e7 pb0 mtic5w/mtioc0c/ rtcout scl0/rspcka irq2/adtrg0# e8 vcc f1 extal f2 p32 mtioc0c/rtcout irq2 f3 p35 nmi f4 p14 mtioc0a/mtclka c ts1#/rts1#/ss1#/txd12/ txdx12/siox12/smosi12/ssda12/ ssla0 irq4
r01ds0202ej0120 rev.1.20 page 21 of 108 jul 29, 2016 rx110 group 1. overview note 1. the power source of the i/o buffer for these pins is avcc0. f5 p54 f6 pc7 mtclkb txd1/smosi1/ssda1/misoa cacref f7 pc4 mtclkc sck5/ssla0 irq2/clkout f8 pb5 mtioc1b/mtioc2a g1 vcl g2 p17 mtioc0c sck1/misoa/sda0/rxd12/rxdx12/ smiso12/sscl12 irq7 g3 p16 rtcout txd1/smosi1/ssda1/scl0/mosia irq6/adtrg0# g4 p15 mtioc0b/mtclkb rxd1/smis o1/sscl1/rspcka irq5/clkout g5 pc6 mtclka rxd1/smiso1/sscl1/mosia g6 pc5 mtclkd sck1/rspcka g7 pc3 txd5/smosi5/ssda5 g8 pb6/pc0 h1 vss h2 vcc h3 ph3 mtioc1a h4 ph2 irq1 h5 ph1 irq0 h6 ph0 mtioc1b cacref h7 pc2 rxd5/smiso5/sscl5/ssla3 h8 pb7/pc1 table 1.6 list of pins and pin functions (64-pin wflga) (2/2) pin no. power supply, clock, system control i/o port timers (mtu, rtc) communication (scie, scif, rspi, riic) others
r01ds0202ej0120 rev.1.20 page 22 of 108 jul 29, 2016 rx110 group 1. overview table 1.7 list of pins and pin functions (48-pin lfqfp/hwqfn) (1/2) pin no. power supply, clock, system control i/o port timers (mtu, rtc) communication (scie, scif, rspi, riic) others 1 p27 mtioc2b sck1/sck12 irq3/cmpa2/ cacref/adtrg0# 2 p26 mtioc2a txd1/smosi1/ssda1 3md fined 4res# 5xcout 6xcin ph7 7p 3 5 nmi 8xtal 9extal 10 vcl 11 vss 12 vcc 13 p17 mtioc0c sck1/misoa/sda0/rxd12/rxdx12/ smiso12/sscl12 irq7 14 p16 rtcout txd1/smosi1/ssda1/mosia/scl0 irq6/adtrg0# 15 p15 mtioc0b/mtclkb rxd1/smis o1/sscl1/rspcka irq5/clkout 16 p14 mtioc0a/mtclka cts 1#/rts1#/ss1#/ssla0/txd12/ txdx12/siox12/smosi12/ssda12 irq4 17 ph3 mtioc1a 18 ph2 irq1 19 ph1 irq0 20 ph0 mtioc1b cacref 21 pc7 mtclkb txd1/smosi1/ssda1/misoa cacref 22 pc6 mtclka rxd1/smiso1/sscl1/mosia 23 pc5 mtclkd sck1/rspcka 24 pc4 mtclkc sck5/ssla0 irq2/clkout 25 pb5/pc3 mtioc2a/mtioc1b 26 pb3/pc2 mtioc0a 27 pb1/pc1 mtioc0c irq4 28 vcc 29 pb0/pc0 mtic5w/mtioc0c/ rtcout scl0/rspcka irq2/adtrg0# 30 vss 31 pa6 mtic5v/mtclkb/mtioc2a cts5#/rts5#/ss5#/sda0/mosia irq3 32 pa4 mtic5u/mtclka/mtioc2b txd5/smosi5/ssda5/ssla0 irq5 33 pa3 mtioc0d/mtclkd/ mtioc1b rxd5/smiso5/sscl5/misoa irq6 34 pa1 mtioc0b/mtclkc/ rtcout sck5/ssla2 35 pe4 mtioc1a mosia irq4/an012 36 pe3 mtioc0a/mtioc1b cts12#/rt s12#/ss12#/rspcka irq3/an011 37 pe2 rxd12/rxdx12/smiso12/sscl12 irq7/an010 38 pe1 txd12/txdx12/siox12/smosi12/ ssda12 irq1/an009 39 pe0 mtioc2a sck12 irq0/an008 40 pe7 irq7/an015 41 p46* 1 an006 42 p42* 1 an002 43 p41* 1 an001 44 vrefl0 pj7* 1
r01ds0202ej0120 rev.1.20 page 23 of 108 jul 29, 2016 rx110 group 1. overview note 1. the power source of the i/o buffer for these pins is avcc0. 45 p40* 1 an000 46 vrefh0 pj6* 1 47 avss0 48 avcc0 table 1.7 list of pins and pin functions (48-pin lfqfp/hwqfn) (2/2) pin no. power supply, clock, system control i/o port timers (mtu, rtc) communication (scie, scif, rspi, riic) others
r01ds0202ej0120 rev.1.20 page 24 of 108 jul 29, 2016 rx110 group 1. overview note 1. the power source of the i/o buffer for these pins is avcc0. table 1.8 list of pins and pin functions (40-pin hwqfn) pin no. power supply, clock, system control i/o port timers (mtu, rtc) communication (scie, scif, rspi, riic) others 1 p27 mtioc2b sck1/sck12 irq3/cmpa2/ cacref/adtrg0# 2 p26 mtioc2a txd1/smosi1/ssda1 3md fined 4res# 5p 3 5 nmi 6xtal 7extal 8vcl 9vss 10 vcc 11 p32 mtioc0c irq2 12 p17 mtioc0c sck1/misoa/sda0/rxd12/rxdx12/ smiso12/sscl12 irq7 13 p16 txd1/smosi1/ssda1/s cl0/mosia irq6/adtrg0# 14 p15 mtioc0b/mtclkb rxd1/smis o1/sscl1/rspcka irq5/clkout 15 p14 mtioc0a/mtclka cts 1#/rts1#/ss1#/ssla0/txd12/ txdx12/siox12/smosi12/ssda12 irq4 16 ph3 mtioc1a 17 ph2 irq1 18 ph1 irq0 19 ph0 mtioc1b cacref 20 pc4 mtclkc sck5/ssla0 irq2/clkout 21 pb3 mtioc0a 22 vcc 23 pb0 mtioc0c/mtic5w scl0/rspcka irq2/adtrg0# 24 vss 25 pa6 mtioc2a/mtic5v/mtclkb ct s5#/rts5#/ss5#/sda0/mosia irq3 26 pa4 mtioc2b/mtic5u/mtclka txd5/smosi5/ssda5/ssla0 irq5 27 pa3 mtioc0d/mtioc1b/ mtclkd rxd5/smiso5/sscl5/misoa irq6 28 pa1 mtioc0b/mtclkc sck5/ssla2 29 pe4 mtioc1a mosia irq4/an012 30 pe3 mtioc0a/mtioc1b cts12#/rt s12#/ss12#/rspcka irq3/an011 31 pe2 rxd12/rxdx12/smiso12/sscl12 irq7/an010 32 pe1 txd12/txdx12/siox12/smosi12/ ssda12 irq1/an009 33 pe0 mtioc2a sck12 irq0/an008 34 p46* 1 an006 35 p42* 1 an002 36 p41* 1 an001 37 vrefl0 pj7* 1 38 vrefh0 pj6* 1 39 avss0 40 avcc0
r01ds0202ej0120 rev.1.20 page 25 of 108 jul 29, 2016 rx110 group 1. overview note 1. the power source of the i/o buffer for these pins is avcc0. table 1.9 list of pins and pin functions (36-pin wflga) pin no. power supply, clock, system control i/o port timers (mtu, rtc) communication (scie, scif, rspi, riic) others a1 avss0 a2 avcc0 a3 vrefh0 pj6* 1 a4 p42* 1 an002 a5 p41* 1 an001 a6 pe2 rxd12/rxdx12/smiso12/sscl12 irq7/an010 b1 res# b2 p27 mtioc2b sck1/sck12 irq3/cmpa2/ cacref/adtrg0# b3 vrefl0 pj7* 1 b4 pe0 mtioc2a sck12 irq0/an008 b5 pe1 txd12/txdx12/siox12/smosi12/ ssda12 irq1/an009 b6 pa3 mtioc0d/mtclkd/ mtioc1b rxd5/smiso5/sscl5/misoa irq6 c1 xtal c2 md fined c3 pe3 mtioc0a/mtioc1b cts12#/rt s12#/ss12#/rspcka irq3/an011 c4 pe4 mtioc1a mosia irq4/an012 c5 pa4 mtioc2b/mtic5u/mtclka txd5/smosi5/ssda5/ssla0 irq5 c6 vss d1 extal d2 p35 nmi d3 p14 mtioc0a/mtclka cts 1#/rts1#/ss1#/ssla0/txd12/ txdx12/siox12/smosi12/ssda12 irq4 d4 pa6 mtic5v/mtclkb/mtioc2a cts5#/rts5#/ss5#/sda0/mosia irq3 d5 pb3 mtioc0a d6 pb0 mtioc0c/mtic5w scl0/rspcka irq2/adtrg0# e1 vcl e2 p17 mtioc0c sck1/misoa/sda0/rxd12/rxdx12/ smiso12/sscl12 irq7 e3 p16 txd1/smosi1/ssda1/scl0/mosia irq6/adtrg0# e4 p15 mtioc0b/mtclkb rxd1/smiso1/sscl1/rspcka irq5/clkout e5 pc4 mtclkc sck5/ssla0 irq2/clkout e6 vcc f1 vss f2 vcc f3 ph3 mtioc1a f4 ph2 irq1 f5 ph1 irq0 f6 ph0 mtioc1b cacref
r01ds0202ej0120 rev.1.20 page 26 of 108 jul 29, 2016 rx110 group 2. cpu 2. cpu figure 2.1 shows the register set of the cpu. figure 2.1 register set of the cpu note 1. the stack pointer (sp) can be the interrupt stack poi nter (isp) or user stack pointer (usp), according to the value of the u bit in the psw register. usp (user stack pointer) isp (interrupt stack pointer) intb (interrupt table register) pc (program counter) psw (processor status word) bpc (backup pc) bpsw (backup psw) fintv (fast interrupt vector register) r15 r14 r13 r12 r11 r10 r9 r8 r7 r6 r5 r4 r3 r2 r1 r0 (sp) *1 general-purpose registers control registers b31 b0 b31 b0 dsp instruction register b63 b0 acc (accumulator)
r01ds0202ej0120 rev.1.20 page 27 of 108 jul 29, 2016 rx110 group 2. cpu 2.1 general-purpose regi sters (r0 to r15) this cpu has 16 general-purpose registers (r 0 to r15). r0 to r15 can be used as data registers or address registers. r0, a general-purpose register, also functions as the stack pointer (sp). the stack pointer is switched to operate as the interrupt stack pointer (isp) or user stack pointer (usp) by th e value of the stack pointer se lect bit (u) in the processor status word (psw). 2.2 control registers (1) interrupt stack pointer (i sp)/user stack pointer (usp) the stack pointer (sp) can be either of two types, the interrupt stack point er (isp) or the user stack pointer (usp). whether the stack pointer operates as the isp or usp depends on the value of the stack poi nter select bit (u) in the processor status word (psw). set the isp or usp to a multiple of 4, as this reduces the nu mbers of cycles required to execute interrupt sequences and instructions entailing stack manipulation. (2) interrupt table register (intb) the interrupt table register (intb) specifies the address where the relocatable vector table starts. (3) program counter (pc) the program counter (pc) indicates the a ddress of the instruction being executed. (4) processor status word (psw) the processor status word (psw) i ndicates the results of instruction execution or the state of the cpu. (5) backup pc (bpc) the backup pc (bpc) is provided to speed up response to interrupts. after a fast interrupt has been generated, the contents of the program counter (pc) are saved in the bpc register. (6) backup psw (bpsw) the backup psw (bpsw) is provided to speed up response to interrupts. after a fast interrupt has been generated, the contents of the processor status word (psw ) are saved in the bpsw. the allocation of bits in the bpsw corresponds to that in the psw. (7) fast interrupt vector register (fintv) the fast interrupt vector register (fintv) is provided to speed up response to interrupts. the fintv register specifies a bran ch destination address when a fa st interrupt has been generated. 2.3 register associated with dsp instructions (1) accumulator (acc) the accumulator (acc) is a 64-bit register used for dsp instru ctions. the accumulator is also used for the multiply and multiply-and-accumulate inst ructions; emul, emulu, mul, and rmpa, in which case the prior value in the accumulator is modified by execution of the instruction. use the mvtachi and mvtaclo instructions for wr iting to the accumulator. the mvtachi and mvtaclo instructions write data to the higher-order 32 bits (bits 63 to 32) and the lower-order 32 bits (bits 31 to 0), respectively. use the mvfachi and mvfacmi instructions for reading data from th e accumulator. the mvfachi and mvfacmi instructions read data from the higher-order 32 bits (bits 63 to 32) and the middle 32 bits (bits 47 to 16), respectively.
r01ds0202ej0120 rev.1.20 page 28 of 108 jul 29, 2016 rx110 group 3. address space 3. address space 3.1 address space this mcu has a 4-gbyte address space, consisting of the range of addresses from 0000 0000h to ffff ffffh. that is, linear access to an address space of up to 4 gbytes is possible, and this contains program area. figure 3.1 shows the memory map.
r01ds0202ej0120 rev.1.20 page 29 of 108 jul 29, 2016 rx110 group 3. address space figure 3.1 memory map reserved area* 3 reserved area* 3 reserved area* 3 reserved area* 3 0000 0000h 0008 0000h ffff ffffh single-chip mode* 1 ram* 2 on-chip rom (program rom)* 2 0010 0000h peripheral i/o registers 0080 0000h fffe 0000h peripheral i/o registers peripheral i/o registers 007f c000h 007f c500h 007f fc00h 0000 4000h note 1. the address space in boot mode is the same as the address space in single-chip mode. note 2. the capacity of rom/ram differs depending on the products. note:see table 1.3, list of products, for the product type name. note 3. reserved areas should not be accessed. rom (bytes) ram (bytes) capacity address capacity address 128 k fffe 0000h to ffff ffffh 16 k 0000 0000h to 0000 3fffh 96 k fffe 8000h to ffff ffffh 64 k ffff 0000h to ffff ffffh 10 k 0000 0000h to 0000 27ffh 32 k ffff 8000h to ffff ffffh 16 k ffff c000h to ffff ffffh 8 k 0000 0000h to 0000 1fffh 8 k ffff e000h to ffff ffffh
r01ds0202ej0120 rev.1.20 page 30 of 108 jul 29, 2016 rx110 group 4. i/o registers 4. i/o registers this section provides information on the on-chip i/o register addresses and bit configuration. the information is given as shown below. notes on writing to i/o registers are also given below. (1) i/o register addresses (address order) ? registers are listed from th e lower allocation addresses. ? registers are classified acco rding to module symbols. ? numbers of cycles for access indicate numbers of cycles of the given base clock. ? among the internal i/o register area, a ddresses not listed in the list of regi sters are reserved. reserved addresses must not be accessed. do not access these addresses; ot herwise, the operation when accessing these bits and subsequent operations cannot be guaranteed. (2) notes on writing to i/o registers while writing to an i/o register, the cpu starts execu ting subsequent instructions before the i/o register write access is completed. this may cause the subsequent instructions to be executed before the write value is reflected in the operation. the examples below show how subsequent instructions must be executed after a write access to an i/o register is completed. [examples of cases requiring special care] ? the subsequent instruction must be execu ted while an interrupt request is disabled with the ienj bit in iern of the icu (interrupt request enable bit) set to 0. ? a wait instruction is executed immediately after the preprocessing for causing a transition to the low power consumption state. in the above cases, after writing to an i/o register, wait until the write operation is completed using the following procedure and then execute the subsequent instruction. (a) write to an i/o register. (b) read the value in the i/o register and write it to a general register. (c) execute the operati on using the value read. (d) execute the subsequent instruction. example of instructions ? byte-size i/o registers mov.l #sfr_addr, r1 mov.b #sfr_data, [r1] cmp [r1].ub, r1 ;; next process ? word-size i/o registers mov.l #sfr_addr, r1 mov.w #sfr_data, [r1] cmp [r1].w, r1 ;; next process
r01ds0202ej0120 rev.1.20 page 31 of 108 jul 29, 2016 rx110 group 4. i/o registers ? longword-size i/o registers mov.l #sfr_addr, r1 mov.l #sfr_data, [r1] cmp [r1].l, r1 ;; next process when executing an instruction after writing to multiple registers, only read the last i/o register written to and execute the instruction using that value; it is not necessary to execute the instruction using the values written to all the registers. (3) number of cycles necessary for accessing i/o registers see table 4.1 for details on the number of clock cycl es necessary for accessing i/o registers. the number of access cycles to i/o regist ers is obtained by following equation. *1 number of access cycles to i/o registers = numb er of bus cycles for internal main bus 1 + number of divided clock synchronization cycles + number of bus cycles for internal peripheral buses 1, 2, and 4 to 6 the number of bus cycles of in ternal peripheral buses 1, 2, and 4 to 6 di ffers according to the register to be accessed. when peripheral functions connected to inte rnal peripheral buses 2, and 4 to 6 or registers for the external bus control unit (except for bus error related regist ers) are accessed, the number of divided clock synchron ization cycles is added. the number of divided clock synchronization cycles differs depending on the frequency ratio between iclk and pclk (or fclk) or bus access timing. in the peripheral function unit, when the fr equency ratio of iclk is equal to or gr eater than that of pclk (or fclk), the sum of the number of bus cycles for internal main bus 1 and the number of the divided clock synchronization cycles will be one cycle of pclk (or fclk) at a maximum. therefore, one pclk (or fclk) has been added to the number of access cycles shown in table 4.1 . when the frequency ratio of iclk is lower than that of pclk (or fclk), the subsequent bus access is started from the iclk cycle following the completion of the access to the peripheral functions. th erefore, the access cycles are described on an iclk basis. note 1. this applies to the number of cycles when the acce ss from the cpu does not conflict with the bus access from the different bus master (dtc). (4) notes on sleep mode and mode transitions during sleep mode or mode transitions, do not write to the sy stem control related registers (indicated by ?system? in the module symbol column in table 4.1, list of i/o registers (address order) ).
r01ds0202ej0120 rev.1.20 page 32 of 108 jul 29, 2016 rx110 group 4. i/o registers 4.1 i/o register addresses (address order) table 4.1 list of i/o regist ers (address order) (1/13) address module symbol register name register symbol number of bits access size number of access states 0008 0000h system mode monitor register mdmonr 16 16 3 iclk 0008 0008h system system control register 1 syscr1 16 16 3 iclk 0008 000ch system standby control register sbycr 16 16 3 iclk 0008 0010h system module stop control register a mstpcra 32 32 3 iclk 0008 0014h system module stop control register b mstpcrb 32 32 3 iclk 0008 0018h system module stop control register c mstpcrc 32 32 3 iclk 0008 0020h system system clock control register sckcr 32 32 3 iclk 0008 0026h system system clock control register 3 sckcr3 16 16 3 iclk 0008 0032h system main clock oscillator control register mosccr 8 8 3 iclk 0008 0033h system sub-clock oscillator control register sosccr 8 8 3 iclk 0008 0034h system low-speed on-chip oscillator control register lococr 8 8 3 iclk 0008 0035h system iwdt-dedicated on-chip oscillator control register ilococr 8 8 3 iclk 0008 0036h system high-speed on-chip oscillator control register hococr 8 8 3 iclk 0008 003ch system oscillation stabilization flag register oscovfsr 8 8 3 iclk 0008 003eh system clkout output control register ckocr 16 16 3 iclk 0008 0040h system oscillation stop detection control register ostdcr 8 8 3 iclk 0008 0041h system oscillation stop detection status register ostdsr 8 8 3 iclk 0008 00a0h system operating power control register opccr 8 8 3 iclk 0008 00a1h system sleep mode return clock source switching register rstckcr 8 8 3 iclk 0008 00a2h system main clock oscillator wait control register moscwtcr 8 8 3 iclk 0008 00a5h system high-speed on-chip oscillator wait control register hocowtcr 8 8 3 iclk 0008 00aah system sub operating power control register sopccr 8 8 3 iclk 0008 00c0h system reset status register 2 rstsr2 8 8 3 iclk 0008 00c2h system software reset register swrr 16 16 3 iclk 0008 00e0h system voltage monitoring 1 circuit control register 1 lvd1cr1 8 8 3 iclk 0008 00e1h system voltage monitoring 1 circuit status register lvd1sr 8 8 3 iclk 0008 00e2h system voltage monitoring 2 circuit control register 1 lvd2cr1 8 8 3 iclk 0008 00e3h system voltage monitoring 2 circuit status register lvd2sr 8 8 3 iclk 0008 03feh system protect register prcr 16 16 3 iclk 0008 1300h bsc bus error status clear register berclr 8 8 2 iclk 0008 1304h bsc bus error monitoring enable register beren 8 8 2 iclk 0008 1308h bsc bus error status register 1 bersr1 8 8 2 iclk 0008 130ah bsc bus error status register 2 bersr2 16 16 2 iclk 0008 1310h bsc bus priority control register buspri 16 16 2 iclk 0008 2400h dtc dtc control register dtccr 8 8 2 iclk 0008 2404h dtc dtc vector base register dtcvbr 32 32 2 iclk 0008 2408h dtc dtc address mode register dtcadmod 8 8 2 iclk 0008 240ch dtc dtc module start register dtcst 8 8 2 iclk 0008 240eh dtc dtc status register dtcsts 16 16 2 iclk 0008 7010h icu interrupt request register 016 ir016 8 8 2 iclk 0008 701bh icu interrupt request register 027 ir027 8 8 2 iclk 0008 701ch icu interrupt request register 028 ir028 8 8 2 iclk 0008 701dh icu interrupt request register 029 ir029 8 8 2 iclk 0008 7020h icu interrupt request register 032 ir032 8 8 2 iclk 0008 7021h icu interrupt request register 033 ir033 8 8 2 iclk 0008 7022h icu interrupt request register 034 ir034 8 8 2 iclk 0008 7024h icu interrupt request register 036 ir036 8 8 2 iclk 0008 7025h icu interrupt request register 037 ir037 8 8 2 iclk 0008 7026h icu interrupt request register 038 ir038 8 8 2 iclk 0008 702ch icu interrupt request register 044 ir044 8 8 2 iclk
r01ds0202ej0120 rev.1.20 page 33 of 108 jul 29, 2016 rx110 group 4. i/o registers 0008 702dh icu interrupt request register 045 ir045 8 8 2 iclk 0008 702eh icu interrupt request register 046 ir046 8 8 2 iclk 0008 702fh icu interrupt request register 047 ir047 8 8 2 iclk 0008 7039h icu interrupt request register 057 ir057 8 8 2 iclk 0008 703fh icu interrupt request register 063 ir063 8 8 2 iclk 0008 7040h icu interrupt request register 064 ir064 8 8 2 iclk 0008 7041h icu interrupt request register 065 ir065 8 8 2 iclk 0008 7042h icu interrupt request register 066 ir066 8 8 2 iclk 0008 7043h icu interrupt request register 067 ir067 8 8 2 iclk 0008 7044h icu interrupt request register 068 ir068 8 8 2 iclk 0008 7045h icu interrupt request register 069 ir069 8 8 2 iclk 0008 7046h icu interrupt request register 070 ir070 8 8 2 iclk 0008 7047h icu interrupt request register 071 ir071 8 8 2 iclk 0008 7058h icu interrupt request register 088 ir088 8 8 2 iclk 0008 7059h icu interrupt request register 089 ir089 8 8 2 iclk 0008 705ah icu interrupt request register 090 ir090 8 8 2 iclk 0008 705ch icu interrupt request register 092 ir092 8 8 2 iclk 0008 705dh icu interrupt request register 093 ir093 8 8 2 iclk 0008 7066h icu interrupt request register 102 ir102 8 8 2 iclk 0008 7067h icu interrupt request register 103 ir103 8 8 2 iclk 0008 706ah icu interrupt request register 106 ir106 8 8 2 iclk 0008 7072h icu interrupt request register 114 ir114 8 8 2 iclk 0008 7073h icu interrupt request register 115 ir115 8 8 2 iclk 0008 7074h icu interrupt request register 116 ir116 8 8 2 iclk 0008 7075h icu interrupt request register 117 ir117 8 8 2 iclk 0008 7076h icu interrupt request register 118 ir118 8 8 2 iclk 0008 7077h icu interrupt request register 119 ir119 8 8 2 iclk 0008 7078h icu interrupt request register 120 ir120 8 8 2 iclk 0008 7079h icu interrupt request register 121 ir121 8 8 2 iclk 0008 707ah icu interrupt request register 122 ir122 8 8 2 iclk 0008 707bh icu interrupt request register 123 ir123 8 8 2 iclk 0008 707ch icu interrupt request register 124 ir124 8 8 2 iclk 0008 707dh icu interrupt request register 125 ir125 8 8 2 iclk 0008 707eh icu interrupt request register 126 ir126 8 8 2 iclk 0008 707fh icu interrupt request register 127 ir127 8 8 2 iclk 0008 7080h icu interrupt request register 128 ir128 8 8 2 iclk 0008 7081h icu interrupt request register 129 ir129 8 8 2 iclk 0008 7082h icu interrupt request register 130 ir130 8 8 2 iclk 0008 7083h icu interrupt request register 131 ir131 8 8 2 iclk 0008 7084h icu interrupt request register 132 ir132 8 8 2 iclk 0008 7085h icu interrupt request register 133 ir133 8 8 2 iclk 0008 7086h icu interrupt request register 134 ir134 8 8 2 iclk 0008 7087h icu interrupt request register 135 ir135 8 8 2 iclk 0008 7088h icu interrupt request register 136 ir136 8 8 2 iclk 0008 7089h icu interrupt request register 137 ir137 8 8 2 iclk 0008 708ah icu interrupt request register 138 ir138 8 8 2 iclk 0008 708bh icu interrupt request register 139 ir139 8 8 2 iclk 0008 708ch icu interrupt request register 140 ir140 8 8 2 iclk 0008 708dh icu interrupt request register 141 ir141 8 8 2 iclk 0008 70aah icu interrupt request register 170 ir170 8 8 2 iclk 0008 70abh icu interrupt request register 171 ir171 8 8 2 iclk 0008 70dah icu interrupt request register 218 ir218 8 8 2 iclk table 4.1 list of i/o regist ers (address order) (2/13) address module symbol register name register symbol number of bits access size number of access states
r01ds0202ej0120 rev.1.20 page 34 of 108 jul 29, 2016 rx110 group 4. i/o registers 0008 70dbh icu interrupt request register 219 ir219 8 8 2 iclk 0008 70dch icu interrupt request register 220 ir220 8 8 2 iclk 0008 70ddh icu interrupt request register 221 ir221 8 8 2 iclk 0008 70deh icu interrupt request register 222 ir222 8 8 2 iclk 0008 70dfh icu interrupt request register 223 ir223 8 8 2 iclk 0008 70e0h icu interrupt request register 224 ir224 8 8 2 iclk 0008 70e1h icu interrupt request register 225 ir225 8 8 2 iclk 0008 70eeh icu interrupt request register 238 ir238 8 8 2 iclk 0008 70efh icu interrupt request register 239 ir239 8 8 2 iclk 0008 70f0h icu interrupt request register 240 ir240 8 8 2 iclk 0008 70f1h icu interrupt request register 241 ir241 8 8 2 iclk 0008 70f2h icu interrupt request register 242 ir242 8 8 2 iclk 0008 70f3h icu interrupt request register 243 ir243 8 8 2 iclk 0008 70f4h icu interrupt request register 244 ir244 8 8 2 iclk 0008 70f5h icu interrupt request register 245 ir245 8 8 2 iclk 0008 70f6h icu interrupt request register 246 ir246 8 8 2 iclk 0008 70f7h icu interrupt request register 247 ir247 8 8 2 iclk 0008 70f8h icu interrupt request register 248 ir248 8 8 2 iclk 0008 70f9h icu interrupt request register 249 ir249 8 8 2 iclk 0008 711bh icu dtc activation enable register 027 dtcer027 8 8 2 iclk 0008 711ch icu dtc activation enable register 028 dtcer028 8 8 2 iclk 0008 711dh icu dtc activation enable register 029 dtcer029 8 8 2 iclk 0008 712dh icu dtc activation enable register 045 dtcer045 8 8 2 iclk 0008 712eh icu dtc activation enable register 046 dtcer046 8 8 2 iclk 0008 7140h icu dtc activation enable register 064 dtcer064 8 8 2 iclk 0008 7141h icu dtc activation enable register 065 dtcer065 8 8 2 iclk 0008 7142h icu dtc activation enable register 066 dtcer066 8 8 2 iclk 0008 7143h icu dtc activation enable register 067 dtcer067 8 8 2 iclk 0008 7144h icu dtc activation enable register 068 dtcer068 8 8 2 iclk 0008 7145h icu dtc activation enable register 069 dtcer069 8 8 2 iclk 0008 7146h icu dtc activation enable register 070 dtcer070 8 8 2 iclk 0008 7147h icu dtc activation enable register 071 dtcer071 8 8 2 iclk 0008 7166h icu dtc activation enable register 102 dtcer102 8 8 2 iclk 0008 7167h icu dtc activation enable register 103 dtcer103 8 8 2 iclk 0008 7172h icu dtc activation enable register 114 dtcer114 8 8 2 iclk 0008 7173h icu dtc activation enable register 115 dtcer115 8 8 2 iclk 0008 7174h icu dtc activation enable register 116 dtcer116 8 8 2 iclk 0008 7175h icu dtc activation enable register 117 dtcer117 8 8 2 iclk 0008 7179h icu dtc activation enable register 121 dtcer121 8 8 2 iclk 0008 717ah icu dtc activation enable register 122 dtcer122 8 8 2 iclk 0008 717dh icu dtc activation enable register 125 dtcer125 8 8 2 iclk 0008 717eh icu dtc activation enable register 126 dtcer126 8 8 2 iclk 0008 718bh icu dtc activation enable register 139 dtcer139 8 8 2 iclk 0008 718ch icu dtc activation enable register 140 dtcer140 8 8 2 iclk 0008 718dh icu dtc activation enable register 141 dtcer141 8 8 2 iclk 0008 71dbh icu dtc activation enable register 219 dtcer219 8 8 2 iclk 0008 71dch icu dtc activation enable register 220 dtcer220 8 8 2 iclk 0008 71dfh icu dtc activation enable register 223 dtcer223 8 8 2 iclk 0008 71e0h icu dtc activation enable register 224 dtcer224 8 8 2 iclk 0008 71efh icu dtc activation enable register 239 dtcer239 8 8 2 iclk 0008 71f0h icu dtc activation enable register 240 dtcer240 8 8 2 iclk 0008 71f7h icu dtc activation enable register 247 dtcer247 8 8 2 iclk table 4.1 list of i/o regist ers (address order) (3/13) address module symbol register name register symbol number of bits access size number of access states
r01ds0202ej0120 rev.1.20 page 35 of 108 jul 29, 2016 rx110 group 4. i/o registers 0008 71f8h icu dtc activation enable register 248 dtcer248 8 8 2 iclk 0008 7202h icu interrupt request enable register 02 ier02 8 8 2 iclk 0008 7203h icu interrupt request enable register 03 ier03 8 8 2 iclk 0008 7204h icu interrupt request enable register 04 ier04 8 8 2 iclk 0008 7205h icu interrupt request enable register 05 ier05 8 8 2 iclk 0008 7207h icu interrupt request enable register 07 ier07 8 8 2 iclk 0008 7208h icu interrupt request enable register 08 ier08 8 8 2 iclk 0008 720bh icu interrupt request enable register 0b ier0b 8 8 2 iclk 0008 720ch icu interrupt request enable register 0c ier0c 8 8 2 iclk 0008 720eh icu interrupt request enable register 0e ier0e 8 8 2 iclk 0008 720fh icu interrupt request enable register 0f ier0f 8 8 2 iclk 0008 7210h icu interrupt request enable register 10 ier10 8 8 2 iclk 0008 7211h icu interrupt request enable register 11 ier11 8 8 2 iclk 0008 721bh icu interrupt request enable register 1b ier1b 8 8 2 iclk 0008 721ch icu interrupt request enable register 1c ier1c 8 8 2 iclk 0008 721dh icu interrupt request enable register 1d ier1d 8 8 2 iclk 0008 721eh icu interrupt request enable register 1e ier1e 8 8 2 iclk 0008 721fh icu interrupt request enable register 1f ier1f 8 8 2 iclk 0008 72e0h icu software interrupt activation register swintr 8 8 2 iclk 0008 72f0h icu fast interrupt set register fir 16 16 2 iclk 0008 7300h icu interrupt source priority register 000 ipr000 8 8 2 iclk 0008 7303h icu interrupt source priority register 003 ipr003 8 8 2 iclk 0008 7304h icu interrupt source priority register 004 ipr004 8 8 2 iclk 0008 7305h icu interrupt source priority register 005 ipr005 8 8 2 iclk 0008 7320h icu interrupt source priority register 032 ipr032 8 8 2 iclk 0008 7321h icu interrupt source priority register 033 ipr033 8 8 2 iclk 0008 7322h icu interrupt source priority register 034 ipr034 8 8 2 iclk 0008 732ch icu interrupt source priority register 044 ipr044 8 8 2 iclk 0008 7339h icu interrupt source priority register 057 ipr057 8 8 2 iclk 0008 733fh icu interrupt source priority register 063 ipr063 8 8 2 iclk 0008 7340h icu interrupt source priority register 064 ipr064 8 8 2 iclk 0008 7341h icu interrupt source priority register 065 ipr065 8 8 2 iclk 0008 7342h icu interrupt source priority register 066 ipr066 8 8 2 iclk 0008 7343h icu interrupt source priority register 067 ipr067 8 8 2 iclk 0008 7344h icu interrupt source priority register 068 ipr068 8 8 2 iclk 0008 7345h icu interrupt source priority register 069 ipr069 8 8 2 iclk 0008 7346h icu interrupt source priority register 070 ipr070 8 8 2 iclk 0008 7347h icu interrupt source priority register 071 ipr071 8 8 2 iclk 0008 7358h icu interrupt source priority register 088 ipr088 8 8 2 iclk 0008 7359h icu interrupt source priority register 089 ipr089 8 8 2 iclk 0008 735ch icu interrupt source priority register 092 ipr092 8 8 2 iclk 0008 735dh icu interrupt source priority register 093 ipr093 8 8 2 iclk 0008 7366h icu interrupt source priority register 102 ipr102 8 8 2 iclk 0008 7367h icu interrupt source priority register 103 ipr103 8 8 2 iclk 0008 7372h icu interrupt source priority register 114 ipr114 8 8 2 iclk 0008 7376h icu interrupt source priority register 118 ipr118 8 8 2 iclk 0008 7379h icu interrupt source priority register 121 ipr121 8 8 2 iclk 0008 737bh icu interrupt source priority register 123 ipr123 8 8 2 iclk 0008 737dh icu interrupt source priority register 125 ipr125 8 8 2 iclk 0008 737fh icu interrupt source priority register 127 ipr127 8 8 2 iclk 0008 738bh icu interrupt source priority register 139 ipr139 8 8 2 iclk 0008 73dah icu interrupt source priority register 218 ipr218 8 8 2 iclk table 4.1 list of i/o regist ers (address order) (4/13) address module symbol register name register symbol number of bits access size number of access states
r01ds0202ej0120 rev.1.20 page 36 of 108 jul 29, 2016 rx110 group 4. i/o registers 0008 73deh icu interrupt source priority register 222 ipr222 8 8 2 iclk 0008 73eeh icu interrupt source priority register 238 ipr238 8 8 2 iclk 0008 73f2h icu interrupt source priority register 242 ipr242 8 8 2 iclk 0008 73f3h icu interrupt source priority register 243 ipr243 8 8 2 iclk 0008 73f4h icu interrupt source priority register 244 ipr244 8 8 2 iclk 0008 73f5h icu interrupt source priority register 245 ipr245 8 8 2 iclk 0008 73f6h icu interrupt source priority register 246 ipr246 8 8 2 iclk 0008 73f7h icu interrupt source priority register 247 ipr247 8 8 2 iclk 0008 73f8h icu interrupt source priority register 248 ipr248 8 8 2 iclk 0008 73f9h icu interrupt source priority register 249 ipr249 8 8 2 iclk 0008 7500h icu irq control register 0 irqcr0 8 8 2 iclk 0008 7501h icu irq control register 1 irqcr1 8 8 2 iclk 0008 7502h icu irq control register 2 irqcr2 8 8 2 iclk 0008 7503h icu irq control register 3 irqcr3 8 8 2 iclk 0008 7504h icu irq control register 4 irqcr4 8 8 2 iclk 0008 7505h icu irq control register 5 irqcr5 8 8 2 iclk 0008 7506h icu irq control register 6 irqcr6 8 8 2 iclk 0008 7507h icu irq control register 7 irqcr7 8 8 2 iclk 0008 7510h icu irq pin digital filter enable register 0 irqflte0 8 8 2 iclk 0008 7514h icu irq pin digital filter setting register 0 irqfltc0 16 16 2 iclk 0008 7580h icu non-maskable interrupt status register nmisr 8 8 2 iclk 0008 7581h icu non-maskable interrupt enable register nmier 8 8 2 iclk 0008 7582h icu non-maskable interrupt status clear register nmiclr 8 8 2 iclk 0008 7583h icu nmi pin interrupt control register nmicr 8 8 2 iclk 0008 7590h icu nmi pin digital filter enable register nmiflte 8 8 2 iclk 0008 7594h icu nmi pin digital filter setting register nmifltc 8 8 2 iclk 0008 8000h cmt compare match timer start register 0 cmstr0 16 16 2 or 3 pclkb 0008 8002h cmt0 compare match timer control register cmcr 16 16 2 or 3 pclkb 0008 8004h cmt0 compare match timer counter cmcnt 16 16 2 or 3 pclkb 0008 8006h cmt0 compare match timer constant register cmcor 16 16 2 or 3 pclkb 0008 8008h cmt1 compare match timer control register cmcr 16 16 2 or 3 pclkb 0008 800ah cmt1 compare match timer counter cmcnt 16 16 2 or 3 pclkb 0008 800ch cmt1 compare match timer constant register cmcor 16 16 2 or 3 pclkb 0008 8030h iwdt iwdt refresh register iwdtrr 8 8 2 or 3 pclkb 0008 8032h iwdt iwdt control register iwdtcr 16 16 2 or 3 pclkb 0008 8034h iwdt iwdt status register iwdtsr 16 16 2 or 3 pclkb 0008 8036h iwdt iwdt reset control register iwdtrcr 8 8 2 or 3 pclkb 0008 8038h iwdt iwdt count stop control register iwdtcstpr 8 8 2 or 3 pclkb 0008 8280h crc crc control register crccr 8 8 2 or 3 pclkb 0008 8281h crc crc data input register crcdir 8 8 2 or 3 pclkb 0008 8282h crc crc data output register crcdor 16 16 2 or 3 pclkb 0008 8300h riic0 i 2 c bus control register 1 iccr1 8 8 2 or 3 pclkb 0008 8301h riic0 i 2 c bus control register 2 iccr2 8 8 2 or 3 pclkb 0008 8302h riic0 i 2 c bus mode register 1 icmr1 8 8 2 or 3 pclkb 0008 8303h riic0 i 2 c bus mode register 2 icmr2 8 8 2 or 3 pclkb 0008 8304h riic0 i 2 c bus mode register 3 icmr3 8 8 2 or 3 pclkb 0008 8305h riic0 i 2 c bus function enable register icfer 8 8 2 or 3 pclkb 0008 8306h riic0 i 2 c bus status enable register icser 8 8 2 or 3 pclkb 0008 8307h riic0 i 2 c bus interrupt enable register icier 8 8 2 or 3 pclkb 0008 8308h riic0 i 2 c bus status register 1 icsr1 8 8 2 or 3 pclkb 0008 8309h riic0 i 2 c bus status register 2 icsr2 8 8 2 or 3 pclkb 0008 830ah riic0 slave address register l0 sarl0 8 8 2 or 3 pclkb table 4.1 list of i/o regist ers (address order) (5/13) address module symbol register name register symbol number of bits access size number of access states
r01ds0202ej0120 rev.1.20 page 37 of 108 jul 29, 2016 rx110 group 4. i/o registers 0008 830ah riic0 timeout internal counter l tmocntl 8 8 2 or 3 pclkb 0008 830bh riic0 slave address register u0 saru0 8 8 2 or 3 pclkb 0008 830bh riic0 timeout internal counter u tmocntu 8 8 * 1 2 or 3 pclkb 0008 830ch riic0 slave address register l1 sarl1 8 8 2 or 3 pclkb 0008 830dh riic0 slave address register u1 saru1 8 8 2 or 3 pclkb 0008 830eh riic0 slave address register l2 sarl2 8 8 2 or 3 pclkb 0008 830fh riic0 slave address register u2 saru2 8 8 2 or 3 pclkb 0008 8310h riic0 i 2 c bus bit rate low-level register icbrl 8 8 2 or 3 pclkb 0008 8311h riic0 i 2 c bus bit rate high-level register icbrh 8 8 2 or 3 pclkb 0008 8312h riic0 i 2 c bus transmit data register icdrt 8 8 2 or 3 pclkb 0008 8313h riic0 i 2 c bus receive data register icdrr 8 8 2 or 3 pclkb 0008 8380h rspi0 rspi control register spcr 8 8 2 or 3 pclkb 0008 8381h rspi0 rspi slave select polarity register sslp 8 8 2 or 3 pclkb 0008 8382h rspi0 rspi pin control register sppcr 8 8 2 or 3 pclkb 0008 8383h rspi0 rspi status register spsr 8 8 2 or 3 pclkb 0008 8384h rspi0 rspi data register spdr 32 16, 32 2 or 3 pclkb/2iclk 0008 8388h rspi0 rspi sequence control register spscr 8 8 2 or 3 pclkb 0008 8389h rspi0 rspi sequence status register spssr 8 8 2 or 3 pclkb 0008 838ah rspi0 rspi bit rate register spbr 8 8 2 or 3 pclkb 0008 838bh rspi0 rspi data control register spdcr 8 8 2 or 3 pclkb 0008 838ch rspi0 rspi clock delay register spckd 8 8 2 or 3 pclkb 0008 838dh rspi0 rspi slave select negation delay register sslnd 8 8 2 or 3 pclkb 0008 838eh rspi0 rspi next-access delay register spnd 8 8 2 or 3 pclkb 0008 838fh rspi0 rspi control register 2 spcr2 8 8 2 or 3 pclkb 0008 8390h rspi0 rspi command register 0 spcmd0 16 16 2 or 3 pclkb 0008 8392h rspi0 rspi command register 1 spcmd1 16 16 2 or 3 pclkb 0008 8394h rspi0 rspi command register 2 spcmd2 16 16 2 or 3 pclkb 0008 8396h rspi0 rspi command register 3 spcmd3 16 16 2 or 3 pclkb 0008 8398h rspi0 rspi command register 4 spcmd4 16 16 2 or 3 pclkb 0008 839ah rspi0 rspi command register 5 spcmd5 16 16 2 or 3 pclkb 0008 839ch rspi0 rspi command register 6 spcmd6 16 16 2 or 3 pclkb 0008 839eh rspi0 rspi command register 7 spcmd7 16 16 2 or 3 pclkb 0008 8680h mtu timer start register tstr 8 8, 16 2 or 3 pclkb 0008 8681h mtu timer synchronous register tsyr 8 8, 16 2 or 3 pclkb 0008 8690h mtu0 noise filter control register nfcr 8 8, 16 2 or 3 pclkb 0008 8691h mtu1 noise filter control register nfcr 8 8, 16 2 or 3 pclkb 0008 8692h mtu2 noise filter control register nfcr 8 8, 16 2 or 3 pclkb 0008 8695h mtu5 noise filter control register nfcr 8 8, 16 2 or 3 pclkb 0008 8700h mtu0 timer control register tcr 8 8 2 or 3 pclkb 0008 8701h mtu0 timer mode register tmdr 8 8 2 or 3 pclkb 0008 8702h mtu0 timer i/o control register h tiorh 8 8 2 or 3 pclkb 0008 8703h mtu0 timer i/o control register l tiorl 8 8 2 or 3 pclkb 0008 8704h mtu0 timer interrupt enable register tier 8 8 2 or 3 pclkb 0008 8705h mtu0 timer status register tsr 8 8 2 or 3 pclkb 0008 8706h mtu0 timer counter tcnt 16 16 2 or 3 pclkb 0008 8708h mtu0 timer general register a tgra 16 16 2 or 3 pclkb 0008 870ah mtu0 timer general register b tgrb 16 16 2 or 3 pclkb 0008 870ch mtu0 timer general register c tgrc 16 16 2 or 3 pclkb 0008 870eh mtu0 timer general register d tgrd 16 16 2 or 3 pclkb 0008 8720h mtu0 timer general register e tgre 16 16 2 or 3 pclkb 0008 8722h mtu0 timer general register f tgrf 16 16 2 or 3 pclkb 0008 8724h mtu0 timer interrupt enable register 2 tier2 8 8 2 or 3 pclkb table 4.1 list of i/o regist ers (address order) (6/13) address module symbol register name register symbol number of bits access size number of access states
r01ds0202ej0120 rev.1.20 page 38 of 108 jul 29, 2016 rx110 group 4. i/o registers 0008 8726h mtu0 timer buffer operation transfer mode register tbtm 8 8 2 or 3 pclkb 0008 8780h mtu1 timer control register tcr 8 8 2 or 3 pclkb 0008 8781h mtu1 timer mode register tmdr 8 8 2 or 3 pclkb 0008 8782h mtu1 timer i/o control register tior 8 8 2 or 3 pclkb 0008 8784h mtu1 timer interrupt enable register tier 8 8 2 or 3 pclkb 0008 8785h mtu1 timer status register tsr 8 8 2 or 3 pclkb 0008 8786h mtu1 timer counter tcnt 16 16 2 or 3 pclkb 0008 8788h mtu1 timer general register a tgra 16 16 2 or 3 pclkb 0008 878ah mtu1 timer general register b tgrb 16 16 2 or 3 pclkb 0008 8790h mtu1 timer input capture control register ticcr 8 8 2 or 3 pclkb 0008 8800h mtu2 timer control register tcr 8 8 2 or 3 pclkb 0008 8801h mtu2 timer mode register tmdr 8 8 2 or 3 pclkb 0008 8802h mtu2 timer i/o control register tior 8 8 2 or 3 pclkb 0008 8804h mtu2 timer interrupt enable register tier 8 8 2 or 3 pclkb 0008 8805h mtu2 timer status register tsr 8 8 2 or 3 pclkb 0008 8806h mtu2 timer counter tcnt 16 16 2 or 3 pclkb 0008 8808h mtu2 timer general register a tgra 16 16 2 or 3 pclkb 0008 880ah mtu2 timer general register b tgrb 16 16 2 or 3 pclkb 0008 8880h mtu5 timer counter u tcntu 16 16 2 or 3 pclkb 0008 8882h mtu5 timer general register u tgru 16 16 2 or 3 pclkb 0008 8884h mtu5 timer control register u tcru 8 8 2 or 3 pclkb 0008 8886h mtu5 timer i/o control register u tioru 8 8 2 or 3 pclkb 0008 8890h mtu5 timer counter v tcntv 16 16 2 or 3 pclkb 0008 8892h mtu5 timer general register v tgrv 16 16 2 or 3 pclkb 0008 8894h mtu5 timer control register v tcrv 8 8 2 or 3 pclkb 0008 8896h mtu5 timer i/o control register v tiorv 8 8 2 or 3 pclkb 0008 88a0h mtu5 timer counter w tcntw 16 16 2 or 3 pclkb 0008 88a2h mtu5 timer general register w tgrw 16 16 2 or 3 pclkb 0008 88a4h mtu5 timer control register w tcrw 8 8 2 or 3 pclkb 0008 88a6h mtu5 timer i/o control register w tiorw 8 8 2 or 3 pclkb 0008 88b2h mtu5 timer interrupt enable register tier 8 8 2 or 3 pclkb 0008 88b4h mtu5 timer start register tstr 8 8 2 or 3 pclkb 0008 88b6h mtu5 timer compare match clear register tcntcmpclr 8 8 2 or 3 pclkb 0008 9000h s12ad a/d control register adcsr 16 16 2 or 3 pclkb 0008 9004h s12ad a/d channel select register a adansa 16 16 2 or 3 pclkb 0008 9008h s12ad a/d-converted value addition mode select register adads 16 16 2 or 3 pclkb 0008 900ch s12ad a/d-converted value addition count select register adadc 8 8 2 or 3 pclkb 0008 900eh s12ad a/d control extended register adcer 16 16 2 or 3 pclkb 0008 9010h s12ad a/d start trigger select register adstrgr 16 16 2 or 3 pclkb 0008 9012h s12ad a/d converted extended input control register adexicr 16 16 2 or 3 pclkb 0008 9014h s12ad a/d channel select register b adansb 16 16 2 or 3 pclkb 0008 9018h s12ad a/d data duplication register addbldr 16 16 2 or 3 pclkb 0008 901ah s12ad a/d temperature sensor data register adtsdr 16 16 2 or 3 pclkb 0008 901ch s12ad a/d internal reference voltage data register adocdr 16 16 2 or 3 pclkb 0008 9020h s12ad a/d data register 0 addr0 16 16 2 or 3 pclkb 0008 9022h s12ad a/d data register 1 addr1 16 16 2 or 3 pclkb 0008 9024h s12ad a/d data register 2 addr2 16 16 2 or 3 pclkb 0008 9026h s12ad a/d data register 3 addr3 16 16 2 or 3 pclkb 0008 9028h s12ad a/d data register 4 addr4 16 16 2 or 3 pclkb 0008 902ch s12ad a/d data register 6 addr6 16 16 2 or 3 pclkb 0008 9030h s12ad a/d data register 8 addr8 16 16 2 or 3 pclkb 0008 9032h s12ad a/d data register 9 addr9 16 16 2 or 3 pclkb table 4.1 list of i/o regist ers (address order) (7/13) address module symbol register name register symbol number of bits access size number of access states
r01ds0202ej0120 rev.1.20 page 39 of 108 jul 29, 2016 rx110 group 4. i/o registers 0008 9034h s12ad a/d data register 10 addr10 16 16 2 or 3 pclkb 0008 9036h s12ad a/d data register 11 addr11 16 16 2 or 3 pclkb 0008 9038h s12ad a/d data register 12 addr12 16 16 2 or 3 pclkb 0008 903ah s12ad a/d data register 13 addr13 16 16 2 or 3 pclkb 0008 903ch s12ad a/d data register 14 addr14 16 16 2 or 3 pclkb 0008 903eh s12ad a/d data register 15 addr15 16 16 2 or 3 pclkb 0008 9060h s12ad a/d sampling state register 0 adsstr0 8 8 2 or 3 pclkb 0008 9061h s12ad a/d sampling state register l adsstrl 8 8 2 or 3 pclkb 0008 9070h s12ad a/d sampling state register t adsstrt 8 8 2 or 3 pclkb 0008 9071h s12ad a/d sampling state register o adsstro 8 8 2 or 3 pclkb 0008 9073h s12ad a/d sampling state register 1 adsstr1 8 8 2 or 3 pclkb 0008 9074h s12ad a/d sampling state register 2 adsstr2 8 8 2 or 3 pclkb 0008 9075h s12ad a/d sampling state register 3 adsstr3 8 8 2 or 3 pclkb 0008 9076h s12ad a/d sampling state register 4 adsstr4 8 8 2 or 3 pclkb 0008 9078h s12ad a/d sampling state register 6 adsstr6 8 8 2 or 3 pclkb 0008 a020h sci1 serial mode register smr 8 8 2 or 3 pclkb 0008 a021h sci1 bit rate register brr 8 8 2 or 3 pclkb 0008 a022h sci1 serial control register scr 8 8 2 or 3 pclkb 0008 a023h sci1 transmit data register tdr 8 8 2 or 3 pclkb 0008 a024h sci1 serial status register ssr 8 8 2 or 3 pclkb 0008 a025h sci1 receive data register rdr 8 8 2 or 3 pclkb 0008 a026h sci1 smart card mode register scmr 8 8 2 or 3 pclkb 0008 a027h sci1 serial extended mode register semr 8 8 2 or 3 pclkb 0008 a028h sci1 noise filter setting register snfr 8 8 2 or 3 pclkb 0008 a029h sci1 i 2 c mode register 1 simr1 8 8 2 or 3 pclkb 0008 a02ah sci1 i 2 c mode register 2 simr2 8 8 2 or 3 pclkb 0008 a02bh sci1 i 2 c mode register 3 simr3 8 8 2 or 3 pclkb 0008 a02ch sci1 i 2 c status register sisr 8 8 2 or 3 pclkb 0008 a02dh sci1 spi mode register spmr 8 8 2 or 3 pclkb 0008 a0a0h sci5 serial mode register smr 8 8 2 or 3 pclkb 0008 a0a1h sci5 bit rate register brr 8 8 2 or 3 pclkb 0008 a0a2h sci5 serial control register scr 8 8 2 or 3 pclkb 0008 a0a3h sci5 transmit data register tdr 8 8 2 or 3 pclkb 0008 a0a4h sci5 serial status register ssr 8 8 2 or 3 pclkb 0008 a0a5h sci5 receive data register rdr 8 8 2 or 3 pclkb 0008 a0a6h sci5 smart card mode register scmr 8 8 2 or 3 pclkb 0008 a0a7h sci5 serial extended mode register semr 8 8 2 or 3 pclkb 0008 a0a8h sci5 noise filter setting register snfr 8 8 2 or 3 pclkb 0008 a0a9h sci5 i 2 c mode register 1 simr1 8 8 2 or 3 pclkb 0008 a0aah sci5 i 2 c mode register 2 simr2 8 8 2 or 3 pclkb 0008 a0abh sci5 i 2 c mode register 3 simr3 8 8 2 or 3 pclkb 0008 a0ach sci5 i 2 c status register sisr 8 8 2 or 3 pclkb 0008 a0adh sci5 spi mode register spmr 8 8 2 or 3 pclkb 0008 b000h cac cac control register 0 cacr0 8 8 2 or 3 pclkb 0008 b001h cac cac control register 1 cacr1 8 8 2 or 3 pclkb 0008 b002h cac cac control register 2 cacr2 8 8 2 or 3 pclkb 0008 b003h cac cac interrupt request enable register caicr 8 8 2 or 3 pclkb 0008 b004h cac cac status register castr 8 8 2 or 3 pclkb 0008 b006h cac cac upper-limit value setting register caulvr 16 16 2 or 3 pclkb 0008 b008h cac cac lower-limit value setting register callvr 16 16 2 or 3 pclkb 0008 b00ah cac cac counter buffer register cacntbr 16 16 2 or 3 pclkb 0008 b080h doc doc control register docr 8 8 2 or 3 pclkb table 4.1 list of i/o regist ers (address order) (8/13) address module symbol register name register symbol number of bits access size number of access states
r01ds0202ej0120 rev.1.20 page 40 of 108 jul 29, 2016 rx110 group 4. i/o registers 0008 b082h doc doc data input register dodir 16 16 2 or 3 pclkb 0008 b084h doc doc data setting register dodsr 16 16 2 or 3 pclkb 0008 b300h sci12 serial mode register smr 8 8 2 or 3 pclkb 0008 b301h sci12 bit rate register brr 8 8 2 or 3 pclkb 0008 b302h sci12 serial control register scr 8 8 2 or 3 pclkb 0008 b303h sci12 transmit data register tdr 8 8 2 or 3 pclkb 0008 b304h sci12 serial status register ssr 8 8 2 or 3 pclkb 0008 b305h sci12 receive data register rdr 8 8 2 or 3 pclkb 0008 b306h sci12 smart card mode register scmr 8 8 2 or 3 pclkb 0008 b307h sci12 serial extended mode register semr 8 8 2 or 3 pclkb 0008 b308h sci12 noise filter setting register snfr 8 8 2 or 3 pclkb 0008 b309h sci12 i 2 c mode register 1 simr1 8 8 2 or 3 pclkb 0008 b30ah sci12 i 2 c mode register 2 simr2 8 8 2 or 3 pclkb 0008 b30bh sci12 i 2 c mode register 3 simr3 8 8 2 or 3 pclkb 0008 b30ch sci12 i 2 c status register sisr 8 8 2 or 3 pclkb 0008 b30dh sci12 spi mode register spmr 8 8 2 or 3 pclkb 0008 b320h sci12 extended serial mode enable register esmer 8 8 2 or 3 pclkb 0008 b321h sci12 control register 0 cr0 8 8 2 or 3 pclkb 0008 b322h sci12 control register 1 cr1 8 8 2 or 3 pclkb 0008 b323h sci12 control register 2 cr2 8 8 2 or 3 pclkb 0008 b324h sci12 control register 3 cr3 8 8 2 or 3 pclkb 0008 b325h sci12 port control register pcr 8 8 2 or 3 pclkb 0008 b326h sci12 interrupt control register icr 8 8 2 or 3 pclkb 0008 b327h sci12 status register str 8 8 2 or 3 pclkb 0008 b328h sci12 status clear register stcr 8 8 2 or 3 pclkb 0008 b329h sci12 control field 0 data register cf0dr 8 8 2 or 3 pclkb 0008 b32ah sci12 control field 0 compare enable register cf0cr 8 8 2 or 3 pclkb 0008 b32bh sci12 control field 0 receive data register cf0rr 8 8 2 or 3 pclkb 0008 b32ch sci12 primary control field 1 data register pcf1dr 8 8 2 or 3 pclkb 0008 b32dh sci12 secondary control field 1 data register scf1dr 8 8 2 or 3 pclkb 0008 b32eh sci12 control field 1 compare enable register cf1cr 8 8 2 or 3 pclkb 0008 b32fh sci12 control field 1 receive data register cf1rr 8 8 2 or 3 pclkb 0008 b330h sci12 timer control register tcr 8 8 2 or 3 pclkb 0008 b331h sci12 timer mode register tmr 8 8 2 or 3 pclkb 0008 b332h sci12 timer prescaler register tpre 8 8 2 or 3 pclkb 0008 b333h sci12 timer count register tcnt 8 8 2 or 3 pclkb 0008 c000h port0 port direction register pdr 8 8 2 or 3 pclkb 0008 c001h port1 port direction register pdr 8 8 2 or 3 pclkb 0008 c002h port2 port direction register pdr 8 8 2 or 3 pclkb 0008 c003h port3 port direction register pdr 8 8 2 or 3 pclkb 0008 c004h port4 port direction register pdr 8 8 2 or 3 pclkb 0008 c005h port5 port direction register pdr 8 8 2 or 3 pclkb 0008 c00ah porta port direction register pdr 8 8 2 or 3 pclkb 0008 c00bh portb port direction register pdr 8 8 2 or 3 pclkb 0008 c00ch portc port direction register pdr 8 8 2 or 3 pclkb 0008 c00eh porte port direction register pdr 8 8 2 or 3 pclkb 0008 c011h porth port direction register pdr 8 8 2 or 3 pclkb 0008 c012h portj port direction register pdr 8 8 2 or 3 pclkb 0008 c020h port0 port output data register podr 8 8 2 or 3 pclkb 0008 c021h port1 port output data register podr 8 8 2 or 3 pclkb 0008 c022h port2 port output data register podr 8 8 2 or 3 pclkb 0008 c023h port3 port output data register podr 8 8 2 or 3 pclkb table 4.1 list of i/o regist ers (address order) (9/13) address module symbol register name register symbol number of bits access size number of access states
r01ds0202ej0120 rev.1.20 page 41 of 108 jul 29, 2016 rx110 group 4. i/o registers 0008 c024h port4 port output data register podr 8 8 2 or 3 pclkb 0008 c025h port5 port output data register podr 8 8 2 or 3 pclkb 0008 c02ah porta port output data register podr 8 8 2 or 3 pclkb 0008 c02bh portb port output data register podr 8 8 2 or 3 pclkb 0008 c02ch portc port output data register podr 8 8 2 or 3 pclkb 0008 c02eh porte port output data register podr 8 8 2 or 3 pclkb 0008 c031h porth port output data register podr 8 8 2 or 3 pclkb 0008 c032h portj port output data register podr 8 8 2 or 3 pclkb 0008 c040h port0 port input data register pidr 8 8 3 or 4 pclkb cycles when reading, 2 or 3 pclkb cycles when writing 0008 c041h port1 port input data register pidr 8 8 3 or 4 pclkb cycles when reading, 2 or 3 pclkb cycles when writing 0008 c042h port2 port input data register pidr 8 8 3 or 4 pclkb cycles when reading, 2 or 3 pclkb cycles when writing 0008 c043h port3 port input data register pidr 8 8 3 or 4 pclkb cycles when reading, 2 or 3 pclkb cycles when writing 0008 c044h port4 port input data register pidr 8 8 3 or 4 pclkb cycles when reading, 2 or 3 pclkb cycles when writing 0008 c045h port5 port input data register pidr 8 8 3 or 4 pclkb cycles when reading, 2 or 3 pclkb cycles when writing 0008 c04ah porta port input data register pidr 8 8 3 or 4 pclkb cycles when reading, 2 or 3 pclkb cycles when writing 0008 c04bh portb port input data register pidr 8 8 3 or 4 pclkb cycles when reading, 2 or 3 pclkb cycles when writing 0008 c04ch portc port input data register pidr 8 8 3 or 4 pclkb cycles when reading, 2 or 3 pclkb cycles when writing 0008 c04eh porte port input data register pidr 8 8 3 or 4 pclkb cycles when reading, 2 or 3 pclkb cycles when writing 0008 c051h porth port input data register pidr 8 8 3 or 4 pclkb cycles when reading, 2 or 3 pclkb cycles when writing 0008 c052h portj port input data register pidr 8 8 3 or 4 pclkb cycles when reading, 2 or 3 pclkb cycles when writing 0008 c060h port0 port mode register pmr 8 8 2 or 3 pclkb 0008 c061h port1 port mode register pmr 8 8 2 or 3 pclkb 0008 c062h port2 port mode register pmr 8 8 2 or 3 pclkb 0008 c063h port3 port mode register pmr 8 8 2 or 3 pclkb 0008 c064h port4 port mode register pmr 8 8 2 or 3 pclkb 0008 c065h port5 port mode register pmr 8 8 2 or 3 pclkb 0008 c06ah porta port mode register pmr 8 8 2 or 3 pclkb 0008 c06bh portb port mode register pmr 8 8 2 or 3 pclkb 0008 c06ch portc port mode register pmr 8 8 2 or 3 pclkb 0008 c06eh porte port mode register pmr 8 8 2 or 3 pclkb 0008 c071h porth port mode register pmr 8 8 2 or 3 pclkb 0008 c072h portj port mode register pmr 8 8 2 or 3 pclkb 0008 c083h port1 open drain control register 1 odr1 8 8, 16 2 or 3 pclkb 0008 c085h port2 open drain control register 1 odr1 8 8, 16 2 or 3 pclkb 0008 c086h port3 open drain control register 0 odr0 8 8, 16 2 or 3 pclkb 0008 c094h porta open drain control register 0 odr0 8 8, 16 2 or 3 pclkb 0008 c095h porta open drain control register 1 odr1 8 8, 16 2 or 3 pclkb 0008 c096h portb open drain control register 0 odr0 8 8, 16 2 or 3 pclkb 0008 c097h portb open drain control register 1 odr1 8 8, 16 2 or 3 pclkb 0008 c098h portc open drain control register 0 odr0 8 8, 16 2 or 3 pclkb 0008 c099h portc open drain control register 1 odr1 8 8, 16 2 or 3 pclkb 0008 c09ch porte open drain control register 0 odr0 8 8, 16 2 or 3 pclkb 0008 c09dh porte open drain control register 1 odr1 8 8, 16 2 or 3 pclkb 0008 c0c0h port0 pull-up control register pcr 8 8 2 or 3 pclkb 0008 c0c1h port1 pull-up control register pcr 8 8 2 or 3 pclkb 0008 c0c2h port2 pull-up control register pcr 8 8 2 or 3 pclkb table 4.1 list of i/o registers (address order) (10/13) address module symbol register name register symbol number of bits access size number of access states
r01ds0202ej0120 rev.1.20 page 42 of 108 jul 29, 2016 rx110 group 4. i/o registers 0008 c0c3h port3 pull-up control register pcr 8 8 2 or 3 pclkb 0008 c0c5h port5 pull-up control register pcr 8 8 2 or 3 pclkb 0008 c0cah porta pull-up control register pcr 8 8 2 or 3 pclkb 0008 c0cbh portb pull-up control register pcr 8 8 2 or 3 pclkb 0008 c0cch portc pull-up control register pcr 8 8 2 or 3 pclkb 0008 c0ceh porte pull-up control register pcr 8 8 2 or 3 pclkb 0008 c0d1h porth pull-up control register pcr 8 8 2 or 3 pclkb 0008 c11fh mpc write-protect register pwpr 8 8 2 or 3 pclkb 0008 c120h port port switching register b psrb 8 8 2 or 3 pclkb 0008 c121h port port switching register a psra 8 8 2 or 3 pclkb 0008 c14ch mpc p14 pin function control register p14pfs 8 8 2 or 3 pclkb 0008 c14dh mpc p15 pin function control register p15pfs 8 8 2 or 3 pclkb 0008 c14eh mpc p16 pin function control register p16pfs 8 8 2 or 3 pclkb 0008 c14fh mpc p17 pin function control register p17pfs 8 8 2 or 3 pclkb 0008 c156h mpc p26 pin function control register p26pfs 8 8 2 or 3 pclkb 0008 c157h mpc p27 pin function control register p27pfs 8 8 2 or 3 pclkb 0008 c158h mpc p30 pin function control register p30pfs 8 8 2 or 3 pclkb 0008 c159h mpc p31 pin function control register p31pfs 8 8 2 or 3 pclkb 0008 c15ah mpc p32 pin function control register p32pfs 8 8 2 or 3 pclkb 0008 c160h mpc p40 pin function control register p40pfs 8 8 2 or 3 pclkb 0008 c161h mpc p41 pin function control register p41pfs 8 8 2 or 3 pclkb 0008 c162h mpc p42 pin function control register p42pfs 8 8 2 or 3 pclkb 0008 c163h mpc p43 pin function control register p43pfs 8 8 2 or 3 pclkb 0008 c164h mpc p44 pin function control register p44pfs 8 8 2 or 3 pclkb 0008 c166h mpc p46 pin function control register p46pfs 8 8 2 or 3 pclkb 0008 c190h mpc pa0 pin function control register pa0pfs 8 8 2 or 3 pclkb 0008 c191h mpc pa1 pin function control register pa1pfs 8 8 2 or 3 pclkb 0008 c193h mpc pa3 pin function control register pa3pfs 8 8 2 or 3 pclkb 0008 c194h mpc pa4 pin function control register pa4pfs 8 8 2 or 3 pclkb 0008 c196h mpc pa6 pin function control register pa6pfs 8 8 2 or 3 pclkb 0008 c198h mpc pb0 pin function control register pb0pfs 8 8 2 or 3 pclkb 0008 c199h mpc pb1 pin function control register pb1pfs 8 8 2 or 3 pclkb 0008 c19bh mpc pb3 pin function control register pb3pfs 8 8 2 or 3 pclkb 0008 c19dh mpc pb5 pin function control register pb5pfs 8 8 2 or 3 pclkb 0008 c19eh mpc pb6 pin function control register pb6pfs 8 8 2 or 3 pclkb 0008 c19fh mpc pb7 pin function control register pb7pfs 8 8 2 or 3 pclkb 0008 c1a2h mpc pc2 pin function control register pc2pfs 8 8 2 or 3 pclkb 0008 c1a3h mpc pc3 pin function control register pc3pfs 8 8 2 or 3 pclkb 0008 c1a4h mpc pc4 pin function control register pc4pfs 8 8 2 or 3 pclkb 0008 c1a5h mpc pc5 pin function control register pc5pfs 8 8 2 or 3 pclkb 0008 c1a6h mpc pc6 pin function control register pc6pfs 8 8 2 or 3 pclkb 0008 c1a7h mpc pc7 pin function control register pc7pfs 8 8 2 or 3 pclkb 0008 c1b0h mpc pe0 pin function control register pe0pfs 8 8 2 or 3 pclkb 0008 c1b1h mpc pe1 pin function control register pe1pfs 8 8 2 or 3 pclkb 0008 c1b2h mpc pe2 pin function control register pe2pfs 8 8 2 or 3 pclkb 0008 c1b3h mpc pe3 pin function control register pe3pfs 8 8 2 or 3 pclkb 0008 c1b4h mpc pe4 pin function control register pe4pfs 8 8 2 or 3 pclkb 0008 c1b5h mpc pe5 pin function control register pe5pfs 8 8 2 or 3 pclkb 0008 c1b6h mpc pe6 pin function control register pe6pfs 8 8 2 or 3 pclkb 0008 c1b7h mpc pe7 pin function control register pe7pfs 8 8 2 or 3 pclkb 0008 c1c8h mpc ph0 pin function control register ph0pfs 8 8 2 or 3 pclkb 0008 c1c9h mpc ph1 pin function control register ph1pfs 8 8 2 or 3 pclkb table 4.1 list of i/o registers (address order) (11/13) address module symbol register name register symbol number of bits access size number of access states
r01ds0202ej0120 rev.1.20 page 43 of 108 jul 29, 2016 rx110 group 4. i/o registers 0008 c1cah mpc ph2 pin function control register ph2pfs 8 8 2 or 3 pclkb 0008 c1cbh mpc ph3 pin function control register ph3pfs 8 8 2 or 3 pclkb 0008 c1d6h mpc pj6 pin function control register pj6pfs 8 8 2 or 3 pclkb 0008 c1d7h mpc pj7 pin function control register pj7pfs 8 8 2 or 3 pclkb 0008 c290h system reset status register 0 rstsr0 8 8 4 or 5 pclkb 0008 c291h system reset status register 1 rstsr1 8 8 4 or 5 pclkb 0008 c293h system main clock oscillator forced oscillation control register mofcr 8 8 4 or 5 pclkb 0008 c297h system voltage monitoring circuit control register lvcmpcr 8 8 4 or 5 pclkb 0008 c298h system voltage detection level select register lvdlvlr 8 8 4 or 5 pclkb 0008 c29ah system voltage monitoring 1 circuit control register 0 lvd1cr0 8 8 4 or 5 pclkb 0008 c29bh system voltage monitoring 2 circuit control register 0 lvd2cr0 8 8 4 or 5 pclkb 0008 c400h rtc 64-hz counter r64cnt 8 8 2 or 3 pclkb 0008 c402h rtc second counter rseccnt 8 8 2 or 3 pclkb 0008 c402h rtc binary counter 0 bcnt0 8 8 2 or 3 pclkb 0008 c404h rtc minute counter rmincnt 8 8 2 or 3 pclkb 0008 c404h rtc binary counter 1 bcnt1 8 8 2 or 3 pclkb 0008 c406h rtc hour counter rhrcnt 8 8 2 or 3 pclkb 0008 c406h rtc binary counter 2 bcnt2 8 8 2 or 3 pclkb 0008 c408h rtc day-of-week counter rwkcnt 8 8 2 or 3 pclkb 0008 c408h rtc binary counter 3 bcnt3 8 8 2 or 3 pclkb 0008 c40ah rtc date counter rdaycnt 8 8 2 or 3 pclkb 0008 c40ch rtc month counter rmoncnt 8 8 2 or 3 pclkb 0008 c40eh rtc year counter ryrcnt 16 16 2 or 3 pclkb 0008 c410h rtc second alarm register rsecar 8 8 2 or 3 pclkb 0008 c410h rtc binary counter 0 alarm register bcnt0ar 8 8 2 or 3 pclkb 0008 c412h rtc minute alarm register rminar 8 8 2 or 3 pclkb 0008 c412h rtc binary counter 1 alarm register bcnt1ar 8 8 2 or 3 pclkb 0008 c414h rtc hour alarm register rhrar 8 8 2 or 3 pclkb 0008 c414h rtc binary counter 2 alarm register bcnt2ar 8 8 2 or 3 pclkb 0008 c416h rtc day-of-week alarm register rwkar 8 8 2 or 3 pclkb 0008 c416h rtc binary counter 3 alarm register bcnt3ar 8 8 2 or 3 pclkb 0008 c418h rtc date alarm register rdayar 8 8 2 or 3 pclkb 0008 c418h rtc binary counter 0 alarm enable register bcnt0aer 8 8 2 or 3 pclkb 0008 c41ah rtc month alarm register rmonar 8 8 2 or 3 pclkb 0008 c41ah rtc binary counter 1 alarm enable register bcnt1aer 8 8 2 or 3 pclkb 0008 c41ch rtc year alarm register ryrar 16 16 2 or 3 pclkb 0008 c41ch rtc binary counter 2 alarm enable register bcnt2aer 16 16 2 or 3 pclkb 0008 c41eh rtc year alarm enable register ryraren 8 8 2 or 3 pclkb 0008 c41eh rtc binary counter 3 alarm enable register bcnt3aer 8 8 2 or 3 pclkb 0008 c422h rtc rtc control register 1 rcr1 8 8 2 or 3 pclkb 0008 c424h rtc rtc control register 2 rcr2 8 8 2 or 3 pclkb 0008 c426h rtc rtc control register 3 rcr3 8 8 2 or 3 pclkb 0008 c42eh rtc time error adjustment register radj 8 8 2 or 3 pclkb 007f c0ach temps temperature sensor calibration data register tscdrl 8 8 1 or 2 pclkb 007f c0adh temps temperature sensor calibration data register tscdrh 8 8 1 or 2 pclkb 007f c0b0h flash flash start-up setting monitor register fscmr 16 16 2 or 3 fclk 007f c0b2h flash flash access window start address monitor fawsmr 16 16 2 or 3 fclk 007f c0b4h flash flash access window end address monitor register fawemr 16 16 2 or 3 fclk 007f c0b6h flash flash initial setting register fisr 8 8 2 or 3 fclk 007f c0b7h flash flash extra area control register fexcr 8 8 2 or 3 fclk 007f c0b8h flash flash error address monitor register l feaml 16 16 2 or 3 fclk 007f c0bah flash flash error address monitor register h feamh 8 8 2 or 3 fclk table 4.1 list of i/o registers (address order) (12/13) address module symbol register name register symbol number of bits access size number of access states
r01ds0202ej0120 rev.1.20 page 44 of 108 jul 29, 2016 rx110 group 4. i/o registers note 1. odd addresses cannot be accessed in 16-bit units. when access ing a register in 16-bit units, access the address of the tmocntl register. table 24.6 lists r egister allocation for 16-bit access in the user?s manual: hardware. 007f c0c0h flash protection unlock register fpr 8 8 2 or 3 fclk 007f c0c1h flash protection unlock status register fpsr 8 8 2 or 3 fclk 007f c0c2h flash flash read buffer register l frbl 16 16 2 or 3 fclk 007f c0c4h flash flash read buffer register h frbh 16 16 2 or 3 fclk 007f ff80h flash flash p/e mode control register fpmcr 8 8 2 or 3 fclk 007f ff81h flash flash area select register fasr 8 8 2 or 3 fclk 007f ff82h flash flash processing start address register l fsarl 16 16 2 or 3 fclk 007f ff84h flash flash processing start address register h fsarh 8 8 2 or 3 fclk 007f ff85h flash flash control register fcr 8 8 2 or 3 fclk 007f ff86h flash flash processing end address register l fearl 16 16 2 or 3 fclk 007f ff88h flash flash processing end address register h fearh 8 8 2 or 3 fclk 007f ff89h flash flash reset register fresetr 8 8 2 or 3 fclk 007f ff8ah flash flash status register 0 fstatr0 8 8 2 or 3 fclk 007f ff8bh flash flash status register 1 fstatr1 8 8 2 or 3 fclk 007f ff8ch flash flash write buffer register l fwbl 16 16 2 or 3 fclk 007f ff8eh flash flash write buffer register h fwbh 16 16 2 or 3 fclk 007f ffb2h flash flash p/e mode entry register fentryr 16 16 2 or 3 fclk table 4.1 list of i/o registers (address order) (13/13) address module symbol register name register symbol number of bits access size number of access states
r01ds0202ej0120 rev.1.20 page 45 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5. electrical characteristics 5.1 absolute maximum ratings caution: permanent damage to the mcu may result if absolute maximum ratings are exceeded. to preclude any malfunctions due to noise interference, insert capacitors of high frequency characteristics between the vcc and vss pins, between the avcc0 and avss0 pins, and between th e vrefh0 and vrefl0 pins. place capacitors of about 0.1 f as close as possible to every power supply pin and use the shortest and heaviest possible traces. also, connect capacitors as stabilization capacitance. connect the vcl pin to a vss pin via a 4.7 f capacitor. the capacitor must be placed close to the pin, refer to section 5.9.1, connecting vcl capacitor and bypass capacitors. do not input signals or an i/o pull-up power supply to ports othe r than 5-v tolerant ports while the device is not powered. the current injection that results from input of such a signal or i/o pull-up may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. if input voltage (within the specified range from -0.3 to + 6.5v) is applied to 5-v tolerant ports, it will not cause problems such as damage to the mcu. note 1. ports p16, p17, pa6, and pb0 are 5 v tolerant. note 2. the upper limit of operating temperature is 85c or 105 c, depending on the product. for details, refer to 1.2 list of p roducts. note 1. supply avcc0 simultaneously with or after supplying vcc. note 2. refer to section 27.6.10, voltage range of analog power su pply pins in the user?s manual: hardware to determine the avcc 0 voltage. table 5.1 absolute maximum ratings conditions: vss = avss0 = vrefl0 = 0 v item symbol value unit power supply voltage vcc ?0.3 to +4.6 v input voltage ports for 5 v tolerant* 1 v in ?0.3 to +6.5 v ports p40 to p44, p46, ports pj6, pj7 v in ?0.3 to avcc0 +0.3 v ports other than above v in ?0.3 to vcc +0.3 v reference power supply voltage vrefh0 ?0.3 to avcc0 +0.3 v analog power supply voltage avcc0 ?0.3 to +4.6 v analog input voltage v an ?0.3 to avcc0 + 0.3 (when an000 to an004 and an006 used) ?0.3 to vcc + 0.3 (when an008 to an015 used) v operating temperature* 2 t opr ?40 to +85 ?40 to +105 c storage temperature t stg ?55 to +125 c table 5.2 recommended operating conditions item symbol min. typ. max. unit power supply voltages vcc* 1 1.8 ? 3.6 v vss ? 0 ? v analog power supply voltages avcc0* 1, * 2 1.8 ? 3.6 v avss0 ? 0 ? v vrefh0 1.8 ? avcc0 v vrefl0 ? 0 ? v
r01ds0202ej0120 rev.1.20 page 46 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.2 dc characteristics table 5.3 dc characteristics (1) conditions: 2.7 v vcc 3.6 v, 2.7 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions schmitt trigger input voltage riic input pin (except for smbus, 5 v tolerant) v ih vcc 0.7 ? 5.8 v ports p16, p17, port pa6, port pb0 (5 v tolerant) vcc 0.8 ? 5.8 ports p03, p05, ports p14, p15, ports p26, p27, ports p30 to p32, p35, ports p54, p55, ports pa0, pa1, pa3, pa4, ports pb1, pb3, pb5 to pb7, ports pc0 to pc7, ports pe0 to pe7, ports ph0 to ph3, ph7, res# vcc 0.8 ? vcc + 0.3 riic input pin (except for smbus) v il ?0.3 ? vcc 0.3 other than riic input pin ?0.3 ? vcc 0.2 riic input pin (except for smbus) ? v t vcc 0.05 ? ? other than riic input pin vcc 0.1 ? ? input voltage (except for schmitt trigger input pins) md v ih vcc 0.9 ? vcc + 0.3 v xtal (external clock input) vcc 0.8 ? vcc + 0.3 ports p40 to p44, p46, ports pj6, pj7 avcc0 0.7 ? avcc0 + 0.3 riic input pin (smbus) 2.1 ? vcc + 0.3 md v il ?0.3 ? vcc 0.1 xtal (external clock input) ?0.3 ? vcc 0.2 ports p40 to p44, p46, ports pj6, pj7 ?0.3 ? avcc0 0.3 riic input pin (smbus) ?0.3 ? 0.8
r01ds0202ej0120 rev.1.20 page 47 of 108 jul 29, 2016 rx110 group 5. electrical characteristics table 5.4 dc characteristics (2) conditions: 1.8 v vcc < 2.7 v, 1.8 v avcc0 < 2.7 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions schmitt trigger input voltage ports p16, p17, port pa6, port pb0 (5 v tolerant) v ih vcc 0.8 ? 5.8 v ports p03, p05, ports p14, p15, ports p26, p27, ports p30 to p32, p35, ports p54, p55, ports pa0, pa1, pa3, pa4, ports pb1, pb3, pb5 to pb7, ports pc0 to pc7, ports pe0 to pe7, ports ph0 to ph3, ph7, res# vcc 0.8 ? vcc + 0.3 all pins ?0.3 ? vcc 0.2 all pins ? v t vcc 0.01 ? ? input voltage (except for schmitt trigger input pins) md v ih vcc 0.9 ? vcc + 0.3 v xtal (external clock input) vcc 0.8 ? vcc + 0.3 ports p40 to p44, p46, ports pj6, pj7 avcc0 0.7 ? avcc0 + 0.3 md v il ?0.3 ? vcc 0.1 xtal (external clock input) ?0.3 ? vcc 0.2 ports p40 to p44, p46, ports pj6, pj7 ?0.3 ? avcc0 0.3 table 5.5 dc characteristics (3) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions input leakage current res#, md, port p35, port ph7 ? i in ? ??1.0av in = 0 v, vcc three-state leakage current (off-state) ports for 5 v tolerant ? i tsi ? ??1.0av in = 0 v, 5.8 v pins other than above ? ? 1.0 v in = 0 v, vcc input capacitance all input pins (except for port p16, port p35) c in ??15pfv in = 0 mv, frequency: 1 mhz, t a = 25c port p16, port p35 ? ? 30 table 5.6 dc characteristics (4) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions input pull-up resistor all ports (except for port p35, port ph7) r u 10 20 100 k ? v in = 0 v
r01ds0202ej0120 rev.1.20 page 48 of 108 jul 29, 2016 rx110 group 5. electrical characteristics table 5.7 dc characteristics (5) (1/2) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol typ * 4 max unit test conditions supply current* 1 high-speed operating mode normal operating mode no peripheral operation* 2 iclk = 32 mhz i cc 3.2 ? ma iclk = 16 mhz 2.1 ? iclk = 8 mhz 1.5 ? all peripheral operation: normal* 3 iclk = 32 mhz 9.6 ? iclk = 16 mhz 5.6 ? iclk = 8 mhz 3.5 ? all peripheral operation: max.* 3 iclk = 32 mhz ? 21.6 sleep mode no peripheral operation* 2 iclk = 32 mhz 1.5 ? iclk = 16 mhz 1.2 ? iclk = 8 mhz 1.0 ? all peripheral operation: normal* 3 iclk = 32 mhz 5.1 ? iclk = 16 mhz 3.1 ? iclk = 8 mhz 2.0 ? deep sleep mode no peripheral operation* 2 iclk = 32 mhz 1.0 ? iclk = 16 mhz 0.80 ? iclk = 8 mhz 0.70 ? all peripheral operation: normal* 3 iclk = 32 mhz 3.4 ? iclk = 16 mhz 2.2 ? iclk = 8 mhz 1.5 ? middle-speed operating modes normal operating mode no peripheral operation* 5 iclk = 12 mhz i cc 1.7 ? ma iclk = 8 mhz 1.3 ? iclk = 1 mhz 0.72 ? all peripheral operation: normal* 6 iclk = 12 mhz 4.2 ? iclk = 8 mhz 3.3 ? iclk = 1 mhz 1.2 ? all peripheral operation: max.* 6 iclk = 12 mhz ? 10 sleep mode no peripheral operation* 5 iclk = 12 mhz 1.0 ? iclk = 8 mhz 0.82 ? iclk = 1 mhz 0.65 ? all peripheral operation: normal* 6 iclk = 12 mhz 2.3 ? iclk = 8 mhz 1.9 ? iclk = 1 mhz 1.0 ? deep sleep mode no peripheral operation* 5 iclk = 12 mhz 0.8 ? iclk = 8 mhz 0.66 ? iclk = 1 mhz 0.58 ? all peripheral operation: normal* 6 iclk = 12 mhz 1.6 ? iclk = 8 mhz 1.5 ? iclk = 1 mhz 0.87 ?
r01ds0202ej0120 rev.1.20 page 49 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note 1. supply current values do not include output charge/discharge current from all pins. the values appl y when internal pull- up moss are in the off state. note 2. clock supply to the peripheral func tions is stopped. the clock s ource is hoco. fclk and pclk are set to divided by 64. note 3. clocks are supplied to the peripheral functions. the clock source is hoco. fc lk and pclk are set to the same frequency a s iclk. note 4. values when vcc = 3.3 v. note 5. clock supply to the peripheral functi ons is stopped. the clock sour ce is the main oscillati on circuit when iclk = 12 mhz and hoco when iclk = 8 or 1 mhz. fclk and pclk are set to divided by 64. note 6. clocks are supplied to the peripheral functions. the clock source is the main oscillation circuit when iclk = 12 mhz and hoco when iclk = 8 or 1 mhz. fclk and pclk are set to the same frequency as iclk. note 7. clock supply to the peripheral functi ons is stopped. the cloc k source is the sub-clock oscillator. fclk and pclk are set to divided by 64. note 8. clocks are supplied to the peripheral functions. the clock source is the sub-cl ock oscillator. fclk and pclk are set to the same frequency as iclk. note 9. values when the mstpcra.mstpa17 bit (12-bit a/d converter module stop bit) is set to ?transition to the module stop stat e is made?. figure 5.1 voltage dependency in high-speed operating mode (reference data) supply current* 1 low-speed operating mode normal operating mode no peripheral operation* 7 iclk = 32.768 khz i cc 3.9 ? a all peripheral operation: normal* 8, * 9 iclk = 32.768 khz 10.4 ? all peripheral operation: max.* 8, * 9 iclk = 32.768 khz ? 36 sleep mode no peripheral operation* 7 iclk = 32.768 khz 2.1 ? all peripheral operation: normal* 8 iclk = 32.768 khz 5.6 ? deep sleep mode no peripheral operation* 7 iclk = 32.768 khz 1.7 ? all peripheral operation: normal* 8 iclk = 32.768 khz 3.9 ? table 5.7 dc characteristics (5) (2/2) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol typ * 4 max unit test conditions 0 2 4 6 8 10 12 14 16 18 1.5 2.0 2.5 3.0 3.5 4.0 vcc (v) i cc (ma) t a = 85/105c, iclk = 32 mhz *2 note 1. all peripheral operation is normal. average value of the tested middle samples during product evaluation. note 2. all peripheral operation is maximum. average value of the tested upper-limit samples during product evaluation. t a = 25c, iclk = 32 mhz *1 t a = 85/105c, iclk = 16 mhz *2 t a = 85/105c, iclk = 8 mhz *2 t a = 25c, iclk = 16 mhz *1 t a = 25c, iclk = 8 mhz *1
r01ds0202ej0120 rev.1.20 page 50 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.2 voltage dependency in middle -speed operating mode (reference data) figure 5.3 voltage dependency in low-speed operating mode (reference data) 0 1 2 3 4 5 6 7 8 1.5 2.0 2.5 3.0 3.5 4.0 vcc (v) i cc (ma) t a = 85/105c, iclk = 12 mhz *2 t a = 85/105c, iclk = 8 mhz *2 t a = 25c, iclk = 12 mhz *1 t a = 25c, iclk = 8 mhz *1 t a = 85/105c, iclk = 1 mhz *2 t a = 25c, iclk = 1 mhz *1 note 1. all peripheral operation is normal. average val ue of the tested middle samples during product evaluation. note 2. all peripheral operation is maximum. average value of the tested upper-limit samples during product evaluation. 0 5 10 15 20 25 30 1.5 2.0 2.5 3.0 3.5 4.0 vcc (v) t a = 25c, iclk = 32khz *1 t a = 85c, iclk = 32khz *2 t a = 105c, iclk = 32khz *2 note 1. all peripheral operation is normal. average value of the tested middle samples during product evaluation. note 2. all peripheral operation is maximum. average value of the tested upper-limit samples during product evaluation. i cc (a)
r01ds0202ej0120 rev.1.20 page 51 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note 1. supply current values are with all output pi ns unloaded and all input pull-up moss in the off state. note 2. the iwdt and lvd are stopped. note 3. vcc = 3.3 v. note 4. includes the oscillation circuit. figure 5.4 voltage dependency in software standby mode (reference data) table 5.8 dc characteristics (6) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol typ.* 3 max. unit test conditions supply current* 1 software standby mode* 2 t a = 25c i cc 0.35 0.53 a t a = 55c 0.54 1.17 t a = 85c 1.38 5.2 t a = 105c 2.8 11.4 increment for rtc operation* 4 0.31 ? rcr3.rtcdv[2:0] = 010b 1.09 ? rcr3.rtcdv[2:0] = 100b increment for iwdt operation 0.37 ? vcc (v) 0.1 1 10 100 1.522.53 3.54 t a = 105c *2 t a = 85c *2 t a = 105c *1 t a = 85c *1 t a = 55c *2 t a = 55c *1 t a = 25c *2 t a = 25c *1 i cc (a) note 1. average value of the tested middle samples during product evaluation. note 2. average value of the tested upper-limit samples during product evaluation.
r01ds0202ej0120 rev.1.20 page 52 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.5 temperature dependency in software standby mode (reference data) note 1. total power dissipated by the entire chip (including output currents). note 2. please contact renesas electroni cs sales office for derating under t a = +85c to 105c. derating is the systematic reduction of load for the sake of improved reliability. table 5.9 dc characteristics (7) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v item symbol typ. max. unit test conditions permissible total consumption power* 1 pd ? 300 mw d version (t a = -40 to 85c) ? 105 g version (t a = -40 to 105c)* 2 0.1 1 10 100 ?40 ?20 0 20 40 60 80 100 120 *2 *1 t a (c) i cc (a) note 1. average value of the tested middle samples during product evaluation. note 2. average value of the tested upper-limit samples during product evaluation.
r01ds0202ej0120 rev.1.20 page 53 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note 1. current consumed by the power supply (vcc). note 2. when vcc = avcc0 = 3.3 v. note: when powering on avcc0 and vcc, power them on at the same time or vcc first. note 1. when ofs1.(stuplvd1ren, faststup) = 11b. note 2. when ofs1.(stuplvd1ren, faststup) = 10b. note 3. when ofs1.stuplvd1ren = 0. note 4. turn on the power supply voltage according to the normal startup rising gradient because the register settings set by of s1 are not read in boot mode. table 5.10 dc characteristics (8) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. * 2 max. unit test conditions analog power supply current during a/d conversion (at high-speed conversion) i avcc ?0.71.2ma waiting for a/d conversion (all units) ? ? 0.3 a reference power supply current during a/d conversion (at high-speed conversion) i refh0 ?2552 a waiting for a/d conversion (all units) ? ? 60 na temperature sensor* 1 i temp ?75? a ldv1, 2 per channel i lvd ?0.15? a table 5.11 dc characteristics (9) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions ram standby voltage v ram 1.8 ? ? v table 5.12 dc characteristics (10) conditions: 0 v vcc 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions power-on vcc rising gradient at normal startup* 1 srvcc 0.02 ? 20 ms/v during fast startup time* 2 0.02 ? 2 voltage monitoring 1 reset enabled at startup* 3, * 4 0.02 ? ? table 5.13 dc characteristics (11) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c the ripple voltage must meet the allowable ripple frequency f r(vcc) within the range between the vcc upper limit (3.6 v) and lower limit (1.8 v). when vcc change exceeds vcc 10%, the allowable voltage change rising/falling gradient dt/dvcc must be met. item symbol min. typ. max. unit test conditions allowable ripple frequency f r (vcc) ? ? 10 khz figure 5.6 v r (vcc) vcc 0.2 ?? 1mhz figure 5.6 v r (vcc) vcc 0.08 ? ? 10 mhz figure 5.6 v r (vcc) vcc 0.06 allowable voltage change rising/ falling gradient dt/dvcc 1.0 ? ? ms/v when vcc change exceeds vcc 10%
r01ds0202ej0120 rev.1.20 page 54 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.6 ripple waveform note: the recommended capacitance is 4.7 f. variations in connected capacitor s should be within the above range. note: do not exceed the permissible total supply current. table 5.14 dc characteristics (12) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions permissible error of vcl pin external capacitance c vcl 1.4 4.7 7.0 f table 5.15 permissible output currents (1) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +85c (d version) item symbol max. unit permissible output low current (average value per pin) ports p40 to p44, p46, ports pj6, pj7 i ol 0.4 ma ports other than above 8.0 permissible output low current (maximum value per pin) ports p40 to p44, p46, ports pj6, pj7 0.4 ports other than above 8.0 permissible output low current total of ports p40 to p44, p46, ports pj6, pj7 ? i ol 2.4 total of ports p03, p05, ports p26, p27, ports p30, p31 30 total of ports p14 to p17, port p32, ports p54, p55, ports pb0, pb1, pb3, pb5 to pb7, ports pc2 to pc7, ports ph0 to ph3 30 total of ports pa0, pa1, pa3, pa4, pa6, ports pe0 to pe7 30 total of all output pins 60 permissible output high current (average value per pin) ports p40 to p44, p46, ports pj6, pj7 i oh ?0.1 ports other than above ?4.0 permissible output high current (maximum value per pin) ports p40 to p44, p46, ports pj6, pj7 ?0.1 ports other than above ?4.0 permissible output high current total of ports p40 to p44, p46, ports pj6, pj7 ? i oh ?0.6 total of ports p03, p05, ports p26, p27, ports p30, p31 ?10 total of ports p14 to p17, port p32, ports p54, p55, ports pb0, pb1, pb3, pb5 to pb7, ports pc2 to pc7, ports ph0 to ph3 ?15 total of ports pa0, pa1, pa3, pa4, pa6, ports pe0 to pe7 ?15 total of all output pins ?40 v r(vcc) vcc 1/f r(vcc)
r01ds0202ej0120 rev.1.20 page 55 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note: do not exceed the permissible total supply current. table 5.16 permissible output currents (2) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c (g version) item symbol max. unit permissible output low current (average value per pin) ports p40 to p44, p46, ports pj6, pj7 i ol 0.4 ma ports other than above 8.0 permissible output low current (maximum value per pin) ports p40 to p44, p46, ports pj6, pj7 0.4 ports other than above 8.0 permissible output low current total of ports p40 to p44, p46, ports pj6, pj7 ? i ol 1.6 total of ports p03, p05, ports p26, p27, ports p30, p31 20 total of ports p14 to p17, port p32, ports p54, p55, ports pb0, pb1, pb3, pb5 to pb7, ports pc2 to pc7, ports ph0 to ph3 20 total of ports pa0, pa1, pa3, pa4, pa6, ports pe0 to pe7 20 total of all output pins 40 permissible output high current (average value per pin) ports p40 to p44, p46, ports pj6, pj7 i oh ?0.1 ports other than above ?4.0 permissible output high current (maximum value per pin) ports p40 to p44, p46, ports pj6, pj7 ?0.1 ports other than above ?4.0 permissible output high current total of ports p40 to p44, p46, ports pj6, pj7 ? i oh ?0.6 total of ports p03, p05, ports p26, p27, ports p30, p31 ?10 total of ports p14 to p17, port p32, ports p54, p55, ports pb0, pb1, pb3, pb5 to pb7, ports pc2 to pc7, ports ph0 to ph3 ?15 total of ports pa0, pa1, pa3, pa4, pa6, ports pe0 to pe7 ?15 total of all output pins ?40
r01ds0202ej0120 rev.1.20 page 56 of 108 jul 29, 2016 rx110 group 5. electrical characteristics table 5.17 output voltage (1) conditions: 2.7 v vcc 3.6 v, 2.7 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +10c item symbol min. max. unit test conditions low-level output voltage all output ports (except for riic, ports p40 to p44, p46, ports pj6, pj7) v ol ?0 . 6vi ol = 3.0 ma ?0.4 i ol = 1.5 ma ports p40 to p44, p46, ports pj6, pj7 ? 0.4 i ol = 0.4 ma riic pins standard mode ? 0.4 i ol = 3.0 ma fast mode ? 0.6 i ol = 6.0 ma high-level output voltage all output ports (except for ports p40 to p44, p46, ports pj6, pj7) v oh vcc ? 0.5 ? v i oh = ?2.0 ma ports p40 to p44, p46, ports pj6, pj7 avcc0 ? 0.5 ? i oh = ?0.1 ma table 5.18 output voltage (2) conditions: 1.8 v vcc 2.7 v, 1.8 v avcc0 2.7 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. max. unit test conditions low-level output voltage all output ports (except for ports p40 to p44, p46, ports pj6, pj7) v ol ?0 . 6vi ol = 1.5 ma ports p40 to p44, p46, ports pj6, pj7 ? 0.4 i ol = 0.4 ma high-level output voltage all output ports (except for ports p40 to p44, p46, ports pj6, pj7) v oh vcc ? 0.5 ? v i oh = ?1.0 ma ports p40 to p44, p46, ports pj6, pj7 avcc0 ? 0.5 ? i oh = ?0.1 ma
r01ds0202ej0120 rev.1.20 page 57 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.2.1 standard i/o pin outp ut characteristics (1) figure 5.7 to figure 5.10 show the characteristics of general ports (except for the riic output pin, ports p40 to p44, p46, ports pj6, pj7). figure 5.7 v oh /v ol and i oh /i ol voltage characteristics of general ports (except for the riic output pin, ports p4 0 to p44, p46, port s pj6, pj7) at t a = 25c (reference data) figure 5.8 v oh /v ol and i oh /i ol temperature characteristics of general ports (except for the riic output pin, ports p40 to p44, p46, ports pj 6, pj7) at vcc = 1.8 v (reference data) ?30 ?20 ?10 0 10 20 30 40 00.511.522.533.5 v oh /v ol [v] i oh /i ol vs v oh /v ol vcc = 3.3 v vcc = 3.3 v vcc = 2.7 v vcc = 2.7 v vcc = 1.8 v vcc = 1.8 v i oh /i ol [ma] ?6 ?4 ?2 0 2 4 6 8 10 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 v oh /v ol [v] i oh /i ol vs v oh /v ol t a = ? 40c t a = ? 40c t a = 25c t a = 25c t a = 105c t a = 105c i oh /i ol [ma]
r01ds0202ej0120 rev.1.20 page 58 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.9 v oh /v ol and i oh /i ol temperature characteristics of general ports (except for the riic output pin, ports p40 to p44, p46, ports pj 6, pj7) at vcc = 2.7 v (reference data) figure 5.10 v oh /v ol and i oh /i ol temperature characteristics of general ports (except for the riic output pin, ports p40 to p44, p46, ports pj 6, pj7) at vcc = 3.3 v (reference data) i oh /i ol [ma] ? 20 ? 15 ? 10 ? 5 0 5 10 15 20 25 30 00.511.522.53 v oh /v ol [v] i oh /i ol vs v oh /v ol t a = ?40 c t a = ?40 c t a = 25c t a = 25c t a = 105c t a = 105c ? 30 ? 20 ? 10 0 10 20 30 40 50 00 . 511 . 522 . 533 . 54 v oh /v ol [v] i oh /i ol vs v oh /v ol t a = ? 40c t a = ? 40c t a = 25c t a = 25c t a = 105c t a = 105c i oh /i ol [ma]
r01ds0202ej0120 rev.1.20 page 59 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.2.2 standard i/o pin outp ut characteristics (2) figure 5.11 to figure 5.13 show the characteristics of the riic output pin. figure 5.11 v ol and i ol voltage characteristics of riic output pin at t a = 25c (reference data) figure 5.12 v ol and i ol temperature characteristics of riic output pin at vcc = 2.7 v (reference data) 0 5 10 15 20 25 30 35 40 00.511.522.533.5 v oh /v ol [v] i ol vs v ol vcc = 3.3 v vcc = 2.7 v i ol [ma] 0 5 10 15 20 25 30 0 0.5 1 1.5 2 2.5 3 v ol [v] i ol vs v ol t a = ? 40c t a = 25c t a = 105c i ol [ma]
r01ds0202ej0120 rev.1.20 page 60 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.13 v ol and i ol temperature characteristics of riic output pin at vcc = 3.3 v (reference data) 0 5 10 15 20 25 30 35 40 45 50 00.511.522.533.54 v ol [v] i ol vs v ol t a = ? 40c t a = 25c t a = 105c i ol [ma]
r01ds0202ej0120 rev.1.20 page 61 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.2.3 standard i/o pin outp ut characteristics (3) figure 5.14 to figure 5.17 show the characteristics ports p 40 to p44, p46, ports pj6, pj7. figure 5.14 v oh /v ol and i oh /i ol voltage characteristics of ports p40 to p44, p46, ports pj6, pj7 at t a = 25c (reference data) figure 5.15 v oh /v ol and i oh /i ol temperature characteristics of ports p40 to p44, p46, ports pj6, pj7 at vcc = 1.8 v (reference data) ? 4 ? 2 0 2 4 6 8 10 12 14 0 0.5 1 1.5 2 2.5 3 3.5 v oh /v ol [v] i oh /i ol vs v oh /v ol vcc = 3.3 v vcc = 3.3 v vcc = 2.7 v vcc = 2.7 v vcc = 1.8 v vcc = 1.8 v i oh /i ol [ma] ? 1 ? 1 0 1 1 2 2 3 3 4 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 v oh /v ol [v] i oh /i ol vs v oh /v ol t a = ? 40c t a = ? 40c t a = 25c t a = 25c t a = 105c t a = 105c i oh /i ol [ma]
r01ds0202ej0120 rev.1.20 page 62 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.16 v oh /v ol and i oh /i ol temperature characteristics of ports p40 to p44, p46, ports pj6, pj7 at vcc = 2.7 v (reference data) figure 5.17 v oh /v ol and i oh /i ol temperature characteristics of ports p40 to p44, p46, ports pj6, pj7 at vcc = 3.3 v (reference data) ?4 ?2 0 2 4 6 8 10 00.511.522.53 v oh /v ol [v] i oh /i ol vs v oh /v ol t a = ? 40c t a = ? 40c t a = 25c t a = 25c t a = 105c t a = 105c i oh /i ol [ma] ?4 ?2 0 2 4 6 8 10 12 14 16 0 0.5 1 1.5 2 2.5 3 3.5 4 v oh /v ol [v] i oh /i ol vs v oh /v ol t a = ? 40c t a = ? 40c t a = 25c t a = 25c t a = 105c t a = 105c i oh /i ol [ma]
r01ds0202ej0120 rev.1.20 page 63 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.3 ac characteristics 5.3.1 clock timing note 1. the lower-limit frequency of fclk is 1 mhz during progra mming or erasing of the flash me mory. when using fclk at below 4 mhz, the frequency can be set to 1 mhz, 2 mhz, or 3 mhz. a non-integer frequency such as 1.5 mhz cannot be set. note 2. the frequency accuracy of fclk should be 3.5 %. confirm the frequency accuracy of the clock source. note 3. the lower-limit frequency of pclkd is 4 mhz at 2.4 v or above and 1 mhz at below 2.4 v when the a/d converter is in use. note 1. the lower-limit frequency of fclk is 1 mhz during progra mming or erasing of the flash me mory. when using fclk at below 4 mhz, the frequency can be set to 1 mhz, 2 mhz, or 3 mhz. a non-integer frequency such as 1.5 mhz cannot be set. note 2. the frequency accuracy of fclk should be 3.5%. note 3. the lower-limit frequency of pclkd is 4 mhz at 2.4 v or above and 1 mhz at below 2.4 v when the a/d converter is in use. note 1. programming and erasing t he flash memory is impossible. note 2. the a/d converter cannot be used. table 5.19 operation frequency value (high-speed operating mode) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol vcc unit 1.8 to 2.4 v 2.4 to 2.7 v 2.7 to 3.6 v maximum operating frequency system clock (iclk) f max 81 63 2 mhz flashif clock (fclk)* 1, * 2 81 63 2 peripheral module clock (pclkb) 81 63 2 peripheral module clock (pclkd)* 3 81 63 2 table 5.20 operation frequency value (middle-speed operating mode) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol vcc unit 1.8 to 2.4 v 2.4 to 2.7 v 2.7 to 3.6 v maximum operating frequency system clock (iclk) f max 81 21 2 mhz flashif clock (fclk)* 1, * 2 81 21 2 peripheral module clock (pclkb) 81 21 2 peripheral module clock (pclkd)* 3 81 21 2 table 5.21 operation frequency value (low-speed operating mode) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol vcc unit 1.8 to 2.4 v 2.4 to 2.7 v 2.7 to 3.6 v maximum operating frequency system clock (iclk) f max 32.768 khz flashif clock (fclk)* 1 32.768 peripheral module clock (pclkb) 32.768 peripheral module clock (pclkd)* 2 32.768
r01ds0202ej0120 rev.1.20 page 64 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note 1. time until the clock can be used afte r the main clock oscillator stop bit (moscc r.mostp) is set to 0 (operating) when th e external clock is stable. note 2. reference values when an 8-mhz oscillator is used. when specifying the main clock oscillator st abilization time, set the moscwtcr register with a stabilization time value that is equal to or greater than the oscillator-manufacturer-recommended value. after changing the setting of the mosccr.mostp bit so that the main clock oscillator operates, read the oscovfsr.moovf flag to confirm that is has become 1, and then start using the main clock. note 3. after changing the setting of the sosccr.sostp bit or rcr3.r tcen bit so that the sub-clo ck oscillator operates, only sta rt using the sub-clock after the s ub-clock oscillation stabilization wait time th at is equal to or greater than the oscillator- manufacturer-recommended value has elapsed. reference value when a 32.768-khz resonator is used. note 4. only 32.768 khz can be used. figure 5.18 xtal external clock input timing table 5.22 clock timing conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions xtal external clock input cycle time t xcyc 50 ?? ns figure 5.18 xtal external clock input high pulse width t xh 20 ?? ns xtal external clock input low pulse width t xl 20 ?? ns xtal external clock rising time t xr ?? 5ns xtal external clock falling time t xf ?? 5ns xtal external clock input wait time* 1 t exwt 0.5 ?? s main clock oscillator oscillation frequency 2.4 vcc 3.6 f main 1 ? 20 mhz 1.8 vcc < 2.4 1 ? 8 main clock oscillation stabilization time (crystal)* 2 t mainosc ? 3? ms figure 5.20 main clock oscillation stabilization time (ceramic resonator)* 2 t mainosc ? 50 s loco clock oscillation frequency f loco 3.44 4.0 4.56 mhz loco clock oscillation stabilization time t loco ??0.5s figure 5.21 iwdt-dedicated clock oscillation frequency f iloco 12.75 15 17.25 khz iwdt-dedicated clock oscillation stabilization time t iloco ??50 s figure 5.19 hoco clock oscillation frequency f hoco 31.52 32 32.48 mhz t a = ?40 to 85c 31.68 32 32.32 t a = ?20 to 85c 31.36 32 32.64 t a = ?40 to 105c hoco clock oscillation stabilization time t hoco2 ?? 56 s figure 5.23 sub-clock oscillator oscillation frequency* 4 f sub ? 32.768 ? khz sub-clock oscillation stabilization time* 3 t subosc ?0.5? s figure 5.24 t exh t excyc xtal external clock input vcc 0.5 t exl t exr t exf
r01ds0202ej0120 rev.1.20 page 65 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.19 iwdt-dedicated clock oscillation start timing figure 5.20 main clock oscillation start timing figure 5.21 loco clock oscillation start timing figure 5.22 hoco clock oscillation start timi ng (after reset is canceled by setting ofs1.hocoen bit to 0) iwdt-dedicated clock oscillator output ilococr.ilcstp t iloco main clock oscillator output mosccr.mostp t mainosc loco clock oscillator output lococr.lcstp t loco res# internal reset hoco clock ofs1.hocoen t reswt
r01ds0202ej0120 rev.1.20 page 66 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.23 hoco clock oscillati on start timing (oscillation is started by setting hococr.hcstp bit) figure 5.24 sub-clock oscillation start timing hoco clock hococr.hcstp t hoco sub-clock oscillator output sosccr.sostp t subosc
r01ds0202ej0120 rev.1.20 page 67 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.3.2 reset timing note 1. when ofs1.(stuplvd1ren, faststup) = 11b. note 2. when ofs1.(stuplvd1ren, faststup) 11b. note 3. when iwdtcr.cks[3:0] = 0000b. figure 5.25 reset input timing at power-on figure 5.26 reset input timing (1) figure 5.27 reset input timing (2) table 5.23 reset timing conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions res# pulse width at power-on t reswp 3 ? ? ms figure 5.25 other than above t resw 30 ? ? s figure 5.26 wait time after res# cancellation (at power-on) at normal startup* 1 t reswt ? 8.5 ? ms figure 5.25 during fast startup time* 2 t reswt ?560? s wait time after res# cancellation (during powered-on state) t reswt ?114? s figure 5.26 independent watchdog timer reset period t reswiw ? 1 ? iwdt clock cycle figure 5.27 software reset period t reswsw ? 1 ? iclk cycle wait time after independent watchdog timer reset cancellation* 3 t resw2 ?300? s wait time after software reset cancellation t resw2 ?168? s vcc res# t reswp internal reset t reswt res# internal reset t reswt t resw independent watchdog timer reset software reset internal reset t reswt2 t reswiw, t reswsw
r01ds0202ej0120 rev.1.20 page 68 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.3.3 timing of recovery from low power consumption modes note: when the division ratios of pclkb, pclkd, fclk, and iclk are all set to 1. note 1. the recovery time varies depending on the state of each oscillator when the wait instructi on is executed. the recovery t ime when multiple oscillators are operating varies depending on the operat ing state of the oscillators that are not selected as the system clock source. this applies when only the oscillator listed in each item is operating and the other oscillators are stopp ed. note 2. when the frequency of the crystal is 20 mhz. when the main clock oscillator wait cont rol register (moscwtcr) is set to 04h. note 3. when the frequency of the external clock is 20 mhz. when the main clock oscillator wait cont rol register (moscwtcr) is set to 00h. note 4. when the frequency of hoco is 32 mhz. when the high-speed clock oscillator wait c ontrol register (hocowtcr) is set to 05h. note: when the division ratios of pclkb, pclkd, fclk, and iclk are all set to 1. note 1. the recovery time varies depending on the state of each oscillator when the wait instructi on is executed. the recovery t ime when multiple oscillators are operating varies depending on the operat ing state of the oscillators that are not selected as the system clock source. this applies when only the oscillator listed in each item is operating and the other oscillators are stopp ed. note 2. when the frequency of the crystal is 12 mhz. when the main clock oscillator wait cont rol register (moscwtcr) is set to 04h. note 3. when the frequency of the external clock is 12 mhz. when the main clock oscillator wait cont rol register (moscwtcr) is set to 00h. note 4. when the frequency of hoco is 8 mhz. when the high-speed clock oscillator wait c ontrol register (hocowtcr) is set to 05h. table 5.24 timing of recovery from low power consumption modes (1) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions recovery time from software standby mode* 1 high-speed mode crystal connected to main clock oscillator main clock oscillator operating* 2 t sbymc ?2 3ms figure 5.28 external clock input to main clock oscillator main clock oscillator operating* 3 t sbyex ?3550 s sub-clock oscillator operating t sbysc ? 650 800 s hoco clock oscillator operating* 4 t sbyho ?4055 s loco clock oscillator operating t sbylo ?4055 s table 5.25 timing of recovery from low power consumption modes (2) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions recovery time from software standby mode* 1 middle-speed mode crystal connected to main clock oscillator main clock oscillator operating* 2 t sbymc ?2 3ms figure 5.28 external clock input to main clock oscillator main clock oscillator operating* 3 t sbyex ?3 4 s sub-clock oscillator operating t sbysc ? 600 750 s hoco clock oscillator operating* 4 t sbyho ?4050 s loco clock oscillator operating t sbylo ?4.8 7 s
r01ds0202ej0120 rev.1.20 page 69 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note: when the division ratios of pclkb, pclkd, fclk, and iclk are all set to 1. note 1. the sub-clock conti nues oscillating in software standby mode during low-speed mode. figure 5.28 software standby mode cancellation timing table 5.26 timing of recovery from low power consumption modes (3) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions recovery time from software standby mode* 1 low-speed mode sub-clock oscillator operating t sbysc ? 600 750 s figure 5.28 oscillator iclk irq software standby mode t sbymc, t sbypc, t sbyex, t sbype, t sbyho, t sbylo t sbysc oscillator iclk irq software standby mode
r01ds0202ej0120 rev.1.20 page 70 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note: when the division ratios of pclkb, pclkd, fclk, and iclk are all set to 1. note 1. oscillators continue oscillating in deep sleep mode. note 2. when the frequency of the system clock is 32 mhz. note 3. when the frequency of the system clock is 12 mhz. note 4. when the frequency of the system clock is 32.768 khz. figure 5.29 deep sleep mode cancellation timing note: when the division ratios of pclkb, pclkd, fclk, and iclk are all set to 1. table 5.27 timing of recovery from low power consumption modes (4) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions recovery time from deep sleep mode* 1 high-speed mode* 2 t dslp ?23.5 s middle-speed mode* 3 t dslp ?3 4 s low-speed mode* 4 t dslp ? 400 500 s table 5.28 timing of recovery from low power consumption modes (5) operating mode transition time conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = -40 to +105c mode before transition mode after transition iclk frequency transition time unit min. typ. max. high-speed operating mode middle-speed operating mode 8 mhz ? 10 ? s middle-speed operating mode high-speed operating mode 8 mhz ? 37.5 ? s low-speed operating mode middle-speed operating mode, high-speed operating mode 32.768 khz ? 213.62 ? s middle-speed operating mode, high-speed operating mode low-speed operating mode 32.768 khz ? 183.11 ? s oscillator iclk irq deep sleep mode t dslp
r01ds0202ej0120 rev.1.20 page 71 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.3.4 control signal timing note: 200 ns minimum in software standby mode. note 1. t pcyc indicates the cycle of pclkb. note 2. t nmick indicates the cycle of the nmi digital filter sampling clock. note 3. t irqck indicates the cycle of th e irqi digital filter samp ling clock (i = 0 to 7). figure 5.30 nmi interrupt input timing figure 5.31 irq interrupt input timing table 5.29 control signal timing conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions nmi pulse width t nmiw 200 ? ? ns nmi digital filter disabled (nmiflte.nflten = 0) t pcyc 2 200 ns t pcyc 2 * 1 ?? t pcyc 2 > 200 ns 200 ? ? nmi digital filter enabled (nmiflte.nflten = 1) t nmick 3 200 ns t nmick 3.5 * 2 ?? t nmick 3 > 200 ns irq pulse width t irqw 200 ? ? ns irq digital filter disabled (irqflte0.flteni = 0) t pcyc 2 200 ns t pcyc 2 * 1 ?? t pcyc 2 > 200 ns 200 ? ? irq digital filter enabled (irqflte0.flteni = 1) t irqck 3 200 ns t irqck 3.5 * 3 ?? t irqck 3 > 200 ns nmi t nmiw irq t irqw
r01ds0202ej0120 rev.1.20 page 72 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.3.5 timing of on-chi p peripheral modules note 1. t pcyc : pclk cycle note 2. t cac : cac count clock source cycle note 3. when the loco is selected as the clock output source (ckocr.ckosel[2:0] bits = 000b), set the clock output division rati o selection to divided by 2 (ckocr.ckodiv[2:0] bits = 001b). note 4. when the xtal external clock input or an oscillator is used with divided by 1 (ckocr.ckosel[2:0] bits = 010b and ckocr.ckodiv[2:0] bits = 000b) to output from clkout, the abov e should be satisfied with an input duty cycle of 45 to 55%. table 5.30 timing of on-chi p peripheral modules (1) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. max. unit* 1 test conditions i/o ports input data pulse width t prw 1.5 ? t pcyc figure 5.32 mtu2 input capture input pulse width single-edge setting t ticw 1.5 ? t pcyc figure 5.33 both-edge setting 2.5 ? timer clock pulse width single-edge setting t tckwh, t tckwl 1.5 ? t pcyc figure 5.34 both-edge setting 2.5 ? phase counting mode 2.5 ? sci input clock cycle asynchronous t scyc 4?t pcyc figure 5.35 clock synchronous 6 ? input clock pulse width t sckw 0.4 0.6 t scyc input clock rise time t sckr ?2 0n s input clock fall time t sckf ?2 0n s output clock cycle asynchronous t scyc 16 ? t pcyc figure 5.36 c = 30 pf clock synchronous 4 ? output clock pulse width t sckw 0.4 0.6 t scyc output clock rise time t sckr ?2 0n s output clock fall time t sckf ?2 0n s transmit data delay time (master) clock synchronous t txd ?4 0n s transmit data delay time (slave) clock synchronous 2.7 v or above ? 65 ns 1.8 v or above ? 100 ns receive data setup time (master) clock synchronous 2.7 v or above t rxs 65 ? ns 1.8 v or above 90 ? ns receive data setup time (slave) clock synchronous 40 ? ns receive data hold time clock synchronous t rxh 40 ? ns a/d converter trigger input pulse width t trgw 1.5 ? t pcyc figure 5.37 cac cacref input pulse width t pcyc t cac * 2 t cacref 4.5 t cac + 3 t pcyc ?ns t pcyc > t cac * 2 5 t cac + 6.5 t pcyc clkout clkout pin output cycle* 4 vcc = 2.7 v or above t ccyc 125 ? ns vcc = 1.8 v or above 250 clkout pin high pulse width* 3 vcc = 2.7 v or above t ch 35 ? ns vcc = 1.8 v or above 70 clkout pin low pulse width* 3 vcc = 2.7 v or above t cl 35 ? ns vcc = 1.8 v or above 70 clkout pin output rise time vcc = 2.7 v or above t cr ?1 5n s vcc = 1.8 v or above 30 clkout pin output fall time vcc = 2.7 v or above t cf ?1 5n s vcc = 1.8 v or above 30
r01ds0202ej0120 rev.1.20 page 73 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note 1. t pcyc : pclk cycle note 2. n: an integer from 1 to 8 that can be set by the rspi clock delay register (spckd) note 3. n: an integer from 1 to 8 that can be set by the rspi slave select negation delay register (sslnd) table 5.31 timing of on-chi p peripheral modules (2) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c, c = 30 pf item symbol min. max. unit test conditions rspi rspck clock cycle master t spcyc 24 0 9 6t pcyc * 1 figure 5.39 slave 8 4096 rspck clock high pulse width master t spckwh (t spcyc ? t spckr ? t spckf )/2 ? 3 ?ns slave (t spcyc ? t spckr ? t spckf )/2 ? rspck clock low pulse width master t spckwl (t spcyc ? t spckr ? t spckf )/2 ? 3 ?ns slave (t spcyc ? t spckr ? t spckf )/2 ? rspck clock rise/fall time output 2.7 v or above t spckr, t spckf ?1 0n s 1.8 v or above ? 15 input ? 1 s data input setup time master 2.7 v or above t su 10 ? ns figure 5.40 to figure 5.45 1.8 v or above 30 ? slave 25 ? t pcyc ? data input hold time master rspck set to a division ratio other than pclkb divided by 2 t h t pcyc ?n s rspck set to pclkb divided by 2 t hf 0? slave t h 20 + 2 t pcyc ? ssl setup time master t lead ?30 + n* 2 t spcyc ?n s slave 2 ? t pcyc ssl hold time master t lag ?30 + n* 3 t spcyc ?n s slave 2 ? t pcyc data output delay time master 2.7 v or above t od ?1 4n s 1.8 v or above ? 30 slave 2.7 v or above ? 3 t pcyc + 65 1.8 v or above ? 3 t pcyc +105 data output hold time master 2.7 v or above t oh 0?n s 1.8 v or above ? 20 ? slave 0 ? successive transmission delay time master t td t spcyc + 2 t pcyc 8 t spcyc + 2 t pcyc ns slave 4 t pcyc ? mosi and miso rise/fall time output 2.7 v or above t dr, t df ?1 0n s 1.8 v or above ? 20 input ? 1 s ssl rise/fall time output t sslr, t sslf ?2 0n s input ? 1 s slave access time 2.7 v or above t sa ?6t pcyc figure 5.44, figure 5.45 1.8 v or above ? 7 slave output release time 2.7 v or above t rel ?5t pcyc 1.8 v or above ? 6
r01ds0202ej0120 rev.1.20 page 74 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note 1. t pcyc : pclk cycle table 5.32 timing of on-chi p peripheral modules (3) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c, c = 30 pf item symbol min. max. unit* 1 test conditions simple spi sck clock cycle output (master) t spcyc 4 65536 t pcyc figure 5.39 sck clock cycle input (slave) 6 65536 sck clock high pulse width t spckwh 0.4 0.6 t spcyc sck clock low pulse width t spckwl 0.4 0.6 t spcyc sck clock rise/fall time t spckr, t spckf ?20ns data input setup time (master) 2.7 v or above t su 65 ? ns figure 5.40, figure 5.42 1.8 v or above 95 ? data input setup time (slave) 40 ? data input hold time t h 40 ? ns ss input setup time t lead 3?t pcyc ss input hold time t lag 3?t pcyc data output delay time (master) t od ?40ns data output delay time (slave) 2.7 v or above ? 65 1.8 v or above ? 85 data output hold time (master) 2.7 v or above t oh ?10 ? ns 1.8 v or above ?20 ? data output hold time (slave) ?10 ? data rise/fall time t dr, t df ?20ns ss input rise/fall time t sslr, t sslf ?20ns slave access time t sa ?6t pcyc figure 5.44, figure 5.45 slave output release time t rel ?6t pcyc
r01ds0202ej0120 rev.1.20 page 75 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note: t iiccyc : riic internal reference count clock (iic ) cycle note 1. the value in parentheses is used when the icmr3.nf[1:0] bits are set to 11b while a digital filter is enabled with the i cfer.nfe bit = 1. note 2. the minimum tsr and tsf specif ications for fast mode are not set. table 5.33 timing of on-chi p peripheral modules (4) conditions: 2.7 v vcc 3.6 v, 2.7 v avcc0 3.6 v, vss = avss0 = 0 v, fpclkb 32 mhz, t a = ?40 to +105c item symbol min.* 1 max. unit test conditions riic (standard mode, smbus) scl0 input cycle time t scl 6 (12) t iiccyc + 1300 ? ns figure 5.46 scl0 input high pulse width t sclh 3 (6) t iiccyc + 300 ? ns scl0 input low pulse width t scll 3 (6) t iiccyc + 300 ? ns scl0, sda0 input rise time t sr ? 1000 ns scl0, sda0 input fall time t sf ?3 0 0n s scl0, sda0 input spike pulse removal time t sp 0 1 (4) t iiccyc ns sda0 input bus free time t buf 3 (6) t iiccyc + 300 ? ns start condition input hold time t stah t iiccyc + 300 ? ns repeated start condition input setup time t stas 1000 ? ns stop condition input setup time t stos 1000 ? ns data input setup time t sdas t iiccyc + 50 ? ns data input hold time t sdah 0?n s scl0, sda0 capacitive load c b ?4 0 0p f riic (fast mode) scl0 input cycle time t scl 6 (12) t iiccyc + 600 ? ns figure 5.46 scl0 input high pulse width t sclh 3 (6) t iiccyc + 300 ? ns scl0 input low pulse width t scll 3 (6) t iiccyc + 300 ? ns scl0, sda0 input rise time t sr ?* 2 300 ns scl0, sda0 input fall time t sf ?* 2 300 ns scl0, sda0 input spike pulse removal time t sp 0 1 (4) t iiccyc ns sda0 input bus free time t buf 3 (6) t iiccyc + 300 ? ns start condition input hold time t stah t iiccyc + 300 ? ns repeated start condition input setup time t stas 300 ? ns stop condition input setup time t stos 300 ? ns data input setup time t sdas t iiccyc + 50 ? ns data input hold time t sdah 0?n s scl0, sda0 capacitive load c b ?4 0 0p f
r01ds0202ej0120 rev.1.20 page 76 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note: t pcyc : pclk cycle note 1. this applies when the smr.cks[1:0] bits = 00b and the snfr.nfcs[2:0] bits = 010b while the snfr.nfe bit = 1 and the digital filter is enabled. figure 5.32 i/o port input timing figure 5.33 mtu2 input/output timing table 5.34 timing of on-chi p peripheral modules (5) conditions: 2.7 v vcc 3.6 v, 2.7 v avcc0 3.6 v, vss = avss0 = 0 v, fpclkb 32 mhz, t a = ?40 to +105c item symbol min. max. unit test conditions simple i 2 c (standard mode) sda0 input rise time t sr ? 1000 ns figure 5.46 sda0 input fall time t sf ? 300 ns sda0 input spike pulse removal time t sp 0 4 t pcyc * 1 ns data input setup time t sdas 250 ? ns data input hold time t sdah 0?n s scl0, sda0 capacitive load c b ? 400 pf simple i 2 c (fast mode) scl0, sda0 input rise time t sr ? 300 ns figure 5.46 scl0, sda0 input fall time t sf ? 300 ns scl0, sda0 input spike pulse removal time t sp 0 4 t pcyc * 1 ns data input setup time t sdas 100 ? ns data input hold time t sdah 0?n s scl0, sda0 capacitive load c b ? 400 pf port pclk t prw output compare output input capture input pclk t ticw
r01ds0202ej0120 rev.1.20 page 77 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.34 mtu2 clock input timing figure 5.35 sck clock input timing figure 5.36 sci input/output timing: clock synchronous mode mtclka to mtclkh pclk t tckwl t tckwh t sckw t sckr t sckf t scyc sckn (n = 1, 5, 12) t txd t rxs t rxh txdn rxdn sckn (n = 1, 5, 12)
r01ds0202ej0120 rev.1.20 page 78 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.37 a/d converter external trigger input timing figure 5.38 clkout output timing figure 5.39 rspi clock timing and simple spi clock timing adtrg0# pclk t trgw t cf t ch t ccyc t cr t cl clkout pin output test conditions: v oh = vcc 0.7, v ol = vcc 0.3, i oh = -1.0 ma, i ol = 1.0 ma, c = 30 pf sckn master select output sckn slave select input (n = 1, 5, 12) t spckwh v oh v oh v ol v ol v oh v oh t spckwl t spckr t spckf v ol t spcyc t spckwh v ih v ih v il v il v ih v ih t spckwl t spckr t spckf v il t spcyc v oh = 0.7 vcc, v ol = 0.3 vcc, v ih = 0.7 vcc, v il = 0.3 vcc rspcka master select output rspcka slave select input simple spi rspi
r01ds0202ej0120 rev.1.20 page 79 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.40 rspi timing (master, cpha = 0) (b it rate: pclkb set to division ratio other than divided by 2) and simple sp i timing (master, ckph = 1) figure 5.41 rspi timing (master, cpha = 0) (bit rate: pclkb set to divided by 2) t dr, t df t su t h t lead t td t lag t sslr, t sslf t oh t od msb in data lsb in msb in msb out data lsb out idle msb out sckn ckpol = 0 output sckn ckpol = 1 output smison input smosin output (n = 1, 5, 12 ) simple spi rspi ssla0 to ssla3 output rspcka cpol = 0 output rspcka cpol = 1 output misoa input mosia output ssla0 to ssla3 output rspcka cpol = 0 output rspcka cpol = 1 output misoa input mosia output lsb in t dr, t df t su t hf t lead t td t lag t sslr, t sslf t oh t od msb in msb out data lsb out idle msb out msb in data t hf
r01ds0202ej0120 rev.1.20 page 80 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.42 rspi timing (master, cpha = 1) (b it rate: pclkb set to division ratio other than divided by 2) and simple sp i timing (master, ckph = 0) figure 5.43 rspi timing (master, cpha = 1) (bit rate: pclkb set to divided by 2) t dr, t df t su t h t lead t td t lag t sslr, t sslf t oh msb in data lsb in msb in msb out data lsb out idle msb out t od sckn ckpol = 1 output sckn ckpol = 0 output smison input smosin output (n = 1, 5, 12) simple spi rspi ssla0 to ssla3 output rspcka cpol = 0 output rspcka cpol = 1 output misoa input mosia output t dr, t df t hf t lead t td t lag t sslr, t sslf t oh data msb in msb out data lsb out idle msb out t od ssla0 to ssla3 output rspcka cpol = 0 output rspcka cpol = 1 output misoa input mosia output msb in lsb in t su t h
r01ds0202ej0120 rev.1.20 page 81 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.44 rspi timing (slave, cpha = 0) and simple spi timing (slave, ckph = 1) figure 5.45 rspi timing (slave, cpha = 1) and simple spi timing (slave, ckph = 0) t dr, t df t su t h t lead t td t lag t sa msb in data lsb in msb in msb out data lsb out msb in msb out t oh t od t rel sckn ckpol = 0 input sckn ckpol = 1 input smison output smosin input (n = 1, 5, 12) simple spi rspi ssla0 input rspcka cpol = 0 input rspcka cpol = 1 input misoa output mosia input ssn# input t dr, t df t sa t oh t lead t td t lag t h lsb out (last data) data msb out msb in data lsb in msb in lsb out t su t od t rel msb out sckn ckpol = 1 input sckn ckpol = 0 input smison output smosin input (n = 1, 5, 12) simple spi rspi ssla0 input rspcka cpol = 0 input rspcka cpol = 1 input misoa output mosia input ssn# input
r01ds0202ej0120 rev.1.20 page 82 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.46 riic bus interface in put/output timing and simple i 2 c bus interface input/output timing test conditions v ih = vcc 0.7, v il = vcc 0.3 sda0 scl0 v ih v il t stah t sclh t scll p *1 s *1 t sf t sr t scl t sdah t sdas t stas t sp t stos p *1 t buf sr *1 note 1. s, p, and sr indicate the following conditions, respectively. s: start condition p: stop condition sr: repeated start condition
r01ds0202ej0120 rev.1.20 page 83 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.4 a/d conversion characteristics note: the characteristics apply when no pin functions other than a/d converter input are used. absolute accuracy includes quantization errors. offset error, full-scale error, dnl diffe rential nonlinearity error, and inl integral nonlinearity error d o not include quantization errors. note 1. the conversion time is the sum of the sampling time a nd the comparison time. as the test conditions, the number of sampl ing states is indicated. note 2. the value in parentheses indicates the sampling time. table 5.35 a/d conversion characteristics (1) conditions: 2.7 v vcc 3.6 v, 2.7 v avcc0 3.6 v, 2.7 v vrefh0 avcc0, vss = avss0 = vrefl0 = 0 v, t a = ?40 to +105c item min. typ. max. unit test conditions frequency 4 ? 32 mhz resolution ? ? 12 bit conversion time* 1 (operation at pclkd = 32 mhz) permissible signal source impedance (max.) = 0.3 k ? 1.031 (0.313)* 2 ? ? s high-precision channel adcsr.adhsc bit = 1 adsstrn.sst[7:0] bits = 09h 1.375 (0.641)* 2 ? ? normal-precision channel adcsr.adhsc bit = 1 adsstrn.sst[7:0] bits = 14h analog input effective range 0 ? vrefh0 v offset error ? 0.5 4.5 lsb high-precision channel pj6pfs.asel bit = 1 pj7pfs.asel bit = 1 6.0 lsb other than above full-scale error ? 0.75 4.5 lsb high-precision channel pj6pfs.asel bit = 1 pj7pfs.asel bit = 1 6.0 lsb other than above quantization error ? 0.5 ? lsb absolute accuracy ? 1.25 5.0 lsb high-precision channel pj6pfs.asel bit = 1 pj7pfs.asel bit = 1 8.0 lsb other than above dnl differential nonlinearity error ? 1.0 ? lsb inl integral nonlinearity error ? 1.0 3.0 lsb
r01ds0202ej0120 rev.1.20 page 84 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.47 avcc0 to avrefh voltage range 1.0 2.0 3.0 4.0 5.0 avcc0 1.0 2.0 3.0 4.0 5.0 avrefh0 1.8 1.8 2.7 3.6 2.4 2.4 2.7 3.6 characteristics listed in table 5.35 a/d conversion characteristics (1) characteristics listed in table 5.36 a/d conversion characteristics (2) characteristics listed in table 5.37 a/d conversion characteristics (3)
r01ds0202ej0120 rev.1.20 page 85 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note: the characteristics apply when no pin functions other than a/d converter input are used. absolute accuracy includes quantization errors. offset error, full-scale error, dnl diffe rential nonlinearity error, and inl integral nonlinearity error d o not include quantization errors. note 1. the conversion time is the sum of the sampling time a nd the comparison time. as the test conditions, the number of sampl ing states is indicated. note 2. the value in parentheses indicates the sampling time. note: the characteristics apply when no pin functions other than a/d converter input are used. absolute accuracy includes quantization errors. offset error, full-scale error, dnl diffe rential nonlinearity error, and inl integral nonlinearity error d o not include quantization errors. note 1. the conversion time is the sum of the sampling time a nd the comparison time. as the test conditions, the number of sampl ing states is indicated. note 2. the value in parentheses indicates the sampling time. table 5.36 a/d conversion characteristics (2) conditions: 2.4 v vcc 3.6 v, 2.4 v avcc0 3.6 v, 2.4 v vrefh0 avcc0, vss = avss0 = vrefl0 = 0 v, t a = ?40 to +105c item min. typ. max. unit test conditions frequency 4 ? 16 mhz resolution ? ? 12 bit conversion time* 1 (operation at pclkd = 16 mhz) permissible signal source impedance (max.) = 1.0 k ? 2.062 (0.625)* 2 ? ? s high-precision channel adcsr.adhsc bit = 1 adsstrn.sst[7:0] bits = 09h 2.750 (1.313)* 2 ? ? s normal-precision channel adcsr.adhsc bit = 1 adsstrn.sst[7:0] bits = 14h analog input effective range 0 ? vrefh0 v offset error ? 0.5 6.0 lsb full-scale error ? 1.25 6.0 lsb quantization error ? 0.5 ? lsb absolute accuracy ? 3.0 8.0 lsb dnl differential nonlinearity error ? 1.0 ? lsb inl integral nonlinearity error ? 1.5 3.0 lsb table 5.37 a/d conversion characteristics (3) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, 1.8 v vrefh0 avcc0, vss = avss0 = vrefl0 = 0 v, t a = ?40 to +105c item min. typ. max. unit test conditions frequency 1 ? 8 mhz resolution ? ? 12 bit conversion time* 1 (operation at pclkd = 8 mhz) permissible signal source impedance (max.) = 5.0 k ? 4.875 (1.250)* 2 ? ? s high-precision channel adcsr.adhsc bit = 0 adsstrn.sst[7:0] bits = 09h 6.250 (2.625)* 2 ? ? normal-precision channel adcsr.adhsc bit = 0 adsstrn.sst[7:0] bits = 14h analog input effective range 0 ? vrefh0 v offset error ? 0.5 24.0 lsb full-scale error ? 1.25 24.0 lsb quantization error ? 0.5 ? lsb absolute accuracy ? 2.75 32.0 lsb dnl differential nonlinearity error ? 1.0 ? lsb inl integral nonlinearity error ? 1.25 12.0 lsb
r01ds0202ej0120 rev.1.20 page 86 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note 1. the internal reference voltage cannot be selected for input channels when avcc0 < 2.0 v. note 2. the a/d internal reference voltage indicates the voltage wh en the internal reference voltage is input to the a/d convert er. table 5.38 a/d converter channel classification classification channel conditions remarks high-precision channel an000 to an004, an006 avcc0 = 1.8 to 3.6 v pins an000 to an004 and an006 cannot be used as digital outputs when the a/d converter is in use. normal-precision channel an008 to an015 internal reference voltage input channel internal reference voltage avcc0 = 2.0 to 3.6 v temperature sensor input channel temperature sensor output avcc0 = 2.0 to 3.6 v table 5.39 a/d internal reference voltage characteristics conditions: 2.0 v vcc 3.6 v, 2.0 v avcc0 3.6 v* 1 , vss = avss0 = vrefl0 = 0 v, t a = ?40 to +105c item min. typ. max. unit test conditions internal reference voltage input channel* 2 1.36 1.43 1.50 v
r01ds0202ej0120 rev.1.20 page 87 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.48 illustration of a/d converter characteristic terms absolute accuracy absolute accuracy is the difference between output code based on the theoretical a/d conversion characteristics, and the actual a/d conversion result. when measur ing absolute accuracy, the voltage at th e midpoint of the width of analog input voltage (1-lsb width), that can m eet the expectation of outp utting an equal code based on the theoretical a/d conversion characteristics, is us ed as an analog input voltage. for example, if 12-bit resolution is used and if reference voltage (vrefh0 = 3.072 v), then 1-lsb width becomes 0.75 mv, and 0 mv, 0.75 mv, 1.5 mv, ... are used as analog input voltages. if analog input voltage is 6 mv, absolute accuracy = 5 lsb means that the actual a/d conversion result is in the range of 003h to 00dh though an output code, 008h, can be expect ed from the theoretical a/d conversion characteristics. integral nonlinearity error (inl) integral nonlinearity error is the maximum deviation between the ideal line when the meas ured offset and full-scale errors are zeroed, and the actual output code. integral nonlinearity error (inl) actual a/d conversion characteristic ideal a/d conversion characteristic analog input voltage offset error absolute accuracy differential nonlinearity error (dnl) full-scale error fffh 000h 0 ideal line of actual a/d conversion characteristic 1-lsb width for ideal a/d conversion characteristic differential nonlinearity error (dnl) 1-lsb width for ideal a/d conversion characteristic vrefh0 (full-scale) a/d converter output code
r01ds0202ej0120 rev.1.20 page 88 of 108 jul 29, 2016 rx110 group 5. electrical characteristics differential nonlinearity error (dnl) differential nonlinearity error is the difference between 1-lsb width base d on the ideal a/d conver sion characteristics and the width of the actually output code. offset error offset error is the difference between a transition point of the ideal first output code and the actual first output code. full-scale error full-scale error is the differen ce between a transition point of the ideal last output code and the actual last output code. 5.5 temperature sensor characteristics table 5.40 temperature sensor characteristics conditions: 2.0 v vcc 3.6 v, 2.0 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions relative accuracy DD 1.5 D c 2.4 v or above D 2.0 D below 2.4 v temperature slope DD ?3.65 D mv/c output voltage (at 25c) DD 1.05 D v vcc = 3.3 v temperature sensor start time t start DD 5 s sampling time D 5 DD s
r01ds0202ej0120 rev.1.20 page 89 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.6 power-on reset circuit and voltage detection circuit characteristics note: these characteristics apply when noise is not superimposed on the power supply. wh en a setting is made so that the voltage detection level overlaps with that of the voltage detection circ uit (lvd2), it cannot be specified which of lvd1 and lvd2 is us ed for voltage detection. note 1. n in the symbol vdet1_n denotes the value of the lvdlvlr.lvd1lvl[3:0] bits. note: these characteristics apply when noise is not superimposed on the power supply. wh en a setting is made so that the voltage detection level overlaps with that of the voltage detection circ uit (lvd1), it cannot be specified which of lvd1 and lvd2 is us ed for voltage detection. note 1. n in the symbol vdet2_n denotes the value of the lvdlvlr.lvd2lvl[3:0] bits. note 2. vdet2_3 selection can be used only when the cmpa2 pin input voltage is selected and cannot be used when the power supply voltage (vcc) is selected. note 3. when ofs1.(stuplvd1ren, faststup) = 11b. note 4. when ofs1.(stuplvd1ren, faststup) 11b. note 5. the minimum vcc down time indicates the time when vcc is below the minimum val ue of voltage detection levels v por , v det0 , v det1, and v det2 for the por/lvd. table 5.41 power-on reset circuit and volt age detection circuit characteristics (1) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions voltage detection level power-on reset (por) v por 1.35 1.50 1.65 v figure 5.49, figure 5.50 voltage detection circuit (lvd1)* 1 v det1_4 3.00 3.10 3.20 v figure 5.51 at falling edge vcc v det1_5 2.91 3.00 3.09 v det1_6 2.81 2.90 2.99 v det1_7 2.70 2.79 2.88 v det1_8 2.60 2.68 2.76 v det1_9 2.50 2.58 2.66 v det1_a 2.40 2.48 2.56 v det1_b 1.99 2.06 2.13 v det1_c 1.90 1.96 2.02 v det1_d 1.80 1.86 1.92 table 5.42 power-on reset circuit and volt age detection circuit characteristics (2) conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions voltage detection level voltage detection circuit (lvd2)* 1 v det2_0 2.71 2.90 3.09 v figure 5.52 at falling edge vcc v det2_1 2.43 2.60 2.77 v det2_2 1.87 2.00 2.13 v det2_3 * 2 1.69 1.80 1.91 wait time after power-on reset cancellation at normal startup* 3 t por D 9.1 D ms figure 5.50 during fast startup time* 4 t por D 1.6 D wait time after voltage monitoring 1 reset cancellation power-on voltage monitoring 1 reset disabled* 3 t lvd1 D 568 D s figure 5.51 power-on voltage monitoring 1 reset enabled* 4 D 100 D wait time after voltage monitoring 2 reset cancellation t lvd2 D 100 D s figure 5.52 response delay time t det DD 350 s figure 5.49 minimum vcc down time* 5 t voff 350 DD s figure 5.49, vcc = 1.0 v or above power-on reset enable time t w(por) 1 DD ms figure 5.50, vcc = below 1.0 v lvd operation stabilization time (after lvd is enabled) td (e-a) DD 300 s figure 5.51, figure 5.52 hysteresis width (lvd1 and lvd2) v lvh D 70 D mv vdet1_4 selected D 60 D vdet1_5 to 9, lvd2 selected D 50 D when selection is from among vdet1_a to b. D 40 D when selection is from among vdet1_c to d.
r01ds0202ej0120 rev.1.20 page 90 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.49 voltage detection reset timing figure 5.50 power-on reset timing internal reset signal (active-low) vcc t voff t por t det v por t det 1.0 v internal reset signal (active-low) vcc t por v por 1.0 v t w(por) *1 t det note 1. t w(por) is the time required for a power-on reset to be enabled while the external power vcc is being held below the valid voltage (1.0 v). when vcc turns on, maintain t w(por) for 1.0 ms or more.
r01ds0202ej0120 rev.1.20 page 91 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.51 voltage detection circuit timing (v det1 ) figure 5.52 voltage detection circuit timing (v det2 ) t voff v det1 vcc t det t det t lvd1 t d(e-a) lvd1e lvd1 comparator output lvd1cmpe lvd1mon internal reset signal (active-low) when lvd1rn = l when lvd1rn = h v lvh t lvd1 t voff v det2 vcc t det t det t lvd2 t d(e-a) lvd2e lvd2 comparator output lvd2cmpe lvd2mon internal reset signal (active-low) when lvd2rn = l when lvd2rn = h v lvh t lvd2
r01ds0202ej0120 rev.1.20 page 92 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.7 oscillation stop detection timing figure 5.53 oscillation stop detection timing table 5.43 oscillation stop detection circuit characteristics conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v, t a = ?40 to +105c item symbol min. typ. max. unit test conditions detection time t dr ? ? 1 ms figure 5.53 t dr main clock ostdsr.ostdf loco clock iclk
r01ds0202ej0120 rev.1.20 page 93 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.8 rom (flash memory for code storage) characteristics note 1. definition of reprogram/erase cycle: the reprogram/erase cycle is the number of erasing for each block. when the reprogr am/ erase cycle is n times (n = 1000), erasing can be performed n times for each block. for instance, when 4-byte programming is performed 256 times for different addresses in 1-kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. however, programming the same address for se veral times as one erasing is not enabled (overwriting is prohibited). note 2. characteristic when using the flash memory programmer and the self-programming library provided from renesas electronics . note 3. this result is obtained from reliability testing. note: does not include the time until each operation of the flash me mory is started after instructions are executed by software. note: the lower-limit frequency of fclk is 1 mhz during programmi ng or erasing of the flash memory. when using fclk at below 4 mhz, the frequency can be set to 1 mhz, 2 mhz, or 3 mhz. a non-integer frequency such as 1.5 mhz cannot be set. note: the frequency accuracy of fclk should be 3.5%. confirm the frequency accuracy of the clock source. table 5.44 rom (flash memory for code storage) characteristics (1) item symbol min. typ. max. unit conditions reprogramming/erasure cycle* 1 n pec 1000 ? ? times data hold time after 1000 times of n pec t drp 20* 2, * 3 ? ? year t a = +85c table 5.45 rom (flash memory for code storage) characteristics (2) high-speed operating mode conditions: 2.7 v vcc 3.6 v, 2.7 v avcc0 3.6 v, vss = avss0 = 0 v temperature range for the programming/erasure operation: t a = ?40 to +105c item symbol fclk = 1 mhz fclk = 32 mhz unit min. typ. max. min. typ. max. programming time 4-byte t p4 ? 103 931 ? 52 489 s erasure time 1-kbyte t e1k ? 8.23 267 ? 5.48 214 ms 128-kbyte t e128k ? 203 463 ? 20 228 ms blank check time 4-byte t bc4 ? ? 48 ? ? 15.9 s 1-kbyte t bc1k ? ? 1.58 ? ? 0.127 ms erase operation forcible stop time t sed ? ? 21.6 ? ? 12.8 s start-up area switching setting time t sas ? 12.6 543 ? 6.16 432 ms access window time t aws ? 12.6 543 ? 6.16 432 ms rom mode transition wait time 1 t dis 2??2?? s rom mode transition wait time 2 t ms 5??5?? s
r01ds0202ej0120 rev.1.20 page 94 of 108 jul 29, 2016 rx110 group 5. electrical characteristics note: does not include the time until each operation of the flash me mory is started after instructions are executed by software. note: the lower-limit frequency of fclk is 1 mhz during programmi ng or erasing of the flash memory. when using fclk at below 4 mhz, the frequency can be set to 1 mhz, 2 mhz, or 3 mhz. a non-integer frequency such as 1.5 mhz cannot be set. note: the frequency accuracy of fclk should be 3.5%. confirm the frequency accuracy of the clock source. table 5.46 rom (flash memory for code storage) characteristics (3) middle-speed operating mode conditions: 1.8 v vcc 3.6 v, 1.8 v avcc0 3.6 v, vss = avss0 = 0 v temperature range for the programming/erasure operation: t a = ?40 to +85c item symbol fclk = 1 mhz fclk = 8 mhz unit min. typ. max. min. typ. max. programming time 4-byte t p4 ? 143 1330 ? 96.8 932 s erasure time 1-kbyte t e1k ? 8.3 269 ? 5.85 219 ms 128-kbyte t e128k ? 203 464 ? 40 260 ms blank check time 4-byte t bc4 ??78?? 50 s 1-kbyte t bc1k ? ? 1.61 ? ? 0.369 ms erase operation forcible stop time t sed ? ? 33.6 ? ? 25.6 s start-up area switching setting time t sas ? 13.2 549 ? 7.6 445 ms access window time t aws ? 13.2 549 ? 7.6 445 ms rom mode transition wait time 1 t dis 2??2? ? s rom mode transition wait time 2 t ms 3??3? ? s
r01ds0202ej0120 rev.1.20 page 95 of 108 jul 29, 2016 rx110 group 5. electrical characteristics 5.9 usage notes 5.9.1 connecting vcl capacitor and bypass capacitors this mcu integrates an internal voltage-down circuit, which is used for lowering the power supply voltage in the internal mcu to adjust automatically to the optimum level. a 4.7- f capacitor needs to be connected between this internal voltage-down power supply (vcl pin) and vss pin. figure 5.54 to figure 5.55 shows how to connect external capacitors. place an external capacitor close to the pins. do not apply th e power supply volta ge to the vcl pin. insert a multilayer ceramic capacitor as a bypass capacitor between each pair of the power supply pins. implement a bypass capacitor to the mcu power supply pins as close as possible. use a recommended value of 0.1 f as the capacitance of the capacitors. for the capacito rs related to crystal oscillation, see section 9, clock generation circuit in the user?s manual: hardware . for the capacitors related to analog modules, also see section 27, 12-bit a/d converter (s12adb) in the user?s manual: hardware . for notes on designing the printed circuit board, see the descriptions of the application note "hardware design guide" (r01an1411ej). the latest version can be do wnloaded from renesas electronics website. figure 5.54 connecting capacitors (64 pins) 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 54 55 51 49 50 52 53 56 57 58 59 60 61 63 64 62 rx110 group plqp0064kb-a plqp0064ga-a (64-pin lfqfp/lqfp) (top view) avss0 avcc0 vss vcc vss vcc vcl note. do not apply the power supply voltage to the vcl pin. use a 4.7-f multilayer ceramic for the vcl pin and place it close to the pin. a recommended value is shown for the capacitance of the bypass capacitors. bypass capacitor 0.1 f bypass capacitor 0.1 f bypass capacitor 4.7 f bypass capacitor 0.1 f
r01ds0202ej0120 rev.1.20 page 96 of 108 jul 29, 2016 rx110 group 5. electrical characteristics figure 5.55 connecting capacitors (48-pin lfqfp) 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 1 2 3 4 5 6 7 8 9 10 11 12 38 39 37 40 41 42 43 44 45 47 48 46 rx110 group plqp0048kb-a (48-pin lfqfp) (top view) avss0 avcc0 vss vcc vcl vss vcc 18 17 16 15 14 13 bypass capacitor 0.1 f bypass capacitor 0.1 f bypass capacitor 0.1 f bypass capacitor 4.7 f note. do not apply the power supply voltage to the vcl pin. use a 4.7-f multilayer ceramic for the vcl pin and place it close to the pin. a recommended value is shown for the capacitance of the bypass capacitors.
r01ds0202ej0120 rev.1.20 page 97 of 108 jul 29, 2016 rx110 group appendix 1. package dimensions appendix 1. package dimensions information on the latest version of the package dimensions or mountings has been displayed in ?packages? on renesas electronics corporation website. figure a 64-pin lfqfp (plqp0064kb-a) terminal cross section b 1 c 1 b p c 2. 1. dimensions " *1" and "*2" do not include mold flash. note) dimension "*3" does not include trim offset. index mark *3 17 32 64 49 116 33 48 f *1 *2 x b p h e e h d d z d z e detail f a c a 2 a 1 l 1 l p-lfqfp64-10x10-0.50 0.3g mass[typ.] 64p6q-a / fp-64k / fp-64kv plqp0064kb-a renesas code jeita package code previous code 1.0 0.125 0.18 1.25 1.25 0.08 0.20 0.145 0.09 0.250.200.15 maxnommin dimension in millimeters symbol reference 10.110.0 9.9 d 10.110.0 9.9 e 1.4 a 2 12.212.011.8 12.212.011.8 1.7 a 0.15 0.1 0.05 0.65 0.5 0.35 l x 8 0 c 0.5 e 0.08 y h d h e a 1 b p b 1 c 1 z d z e l 1 e y s s
r01ds0202ej0120 rev.1.20 page 98 of 108 jul 29, 2016 rx110 group appendix 1. package dimensions figure b 64-pin lqfp (plqp0064ga-a) terminal cross section b1 c1 bp c 2. 1. dimensions " *1" and " *2" do not include mold flash. note) dimension "*3" does not include trim offset. *3 11 6 17 32 33 48 49 64 f *1 *2 x index mark d h d e h e e b p z d z e detail f c a a 2 a 1 l l 1 previous code jeita package code renesas code plqp0064ga-a 64p6u-a/ ? mass[typ.] 0.7g p-lqfp64-14x14-0.80 1.0 0.125 0.35 1.0 1.0 0.20 0.20 0.145 0.09 0.420.370.32 maxnom min dimension in millimeters symbol reference 14.1 14.0 13.9 d 14.1 14.0 13.9 e 1.4 a 2 16.2 16.0 15.8 16.2 16.0 15.8 1.7 a 0.2 0.1 0 0.70.50.3 l x 8 0 c 0.8 e 0.10 y h d h e a 1 b p b 1 c 1 z d z e l 1 y s s
r01ds0202ej0120 rev.1.20 page 99 of 108 jul 29, 2016 rx110 group appendix 1. package dimensions figure c 64-pin wflga (pwlg0064ka-a) 64-pin plastic flga (5x5) e w 5.00o 0.10 0.20 y 0.20 0.08 y1 zd 0.75 0.05 x d 5.00 o 0.10 a 0.69 o 0.07 b 0.25o 0.04 p64fc-50-an5 ze 0.75 s b s w s y y1 e 0.50 index mark w sa zd ze a b s a b e xs 8 7 6 5 4 3 2 1 bcdefgh a c d c d detail detail e detail m 60x a b item dimensions (unit:mm) 3.90 3.90 b 0.34o0.03 0.55 0.70o0.03 0.55o0.04 0.70o0.03 0.55o0.04 0.75 0.75 0.55 0.55 r0.17o 0.015 r0.17o0.015 r0.125 o 0.02 r0.125o0.02 r0.275o0.02 r0.35o0.015 0.75 0.55o0.04 0.70o0.03 0.55 0.75 0.55o0.04 0.70o0.03 (land pad) (aperture of solder resist) e e d 2011 renesas electronics corporation. all rights reserved.
r01ds0202ej0120 rev.1.20 page 100 of 108 jul 29, 2016 rx110 group appendix 1. package dimensions figure d 48-pin lfqfp (plqp0048kb-a) terminal cross section b 1 c 1 bp c 2. 1. dimensions " *1" and "*2" do not include mold flash. note) dimension "*3" does not include trim offset. detail f l 1 c a l a 1 a 2 *3 f 48 37 36 25 24 13 12 1 *1 *2 x index mark z e z d b p e h e h d d e previous code jeita package code renesas code plqp0048kb-a 48p6q-a mass[typ.] 0.2g p-lfqfp48-7x7-0.50 1.0 0.125 0.20 0.75 0.75 0.08 0.20 0.145 0.09 0.270.220.17 maxnommin dimension in millimeters symbol reference 7.17.06.9 d 7.17.06.9 e 1.4 a 2 9.29.08.8 9.29.08.8 1.7 a 0.20.1 0 0.65 0.5 0.35 l x 8 0 c 0.5 e 0.10 y h d h e a 1 b p b 1 c 1 z d z e l 1 y s s
r01ds0202ej0120 rev.1.20 page 101 of 108 jul 29, 2016 rx110 group appendix 1. package dimensions figure e 48-pin hwqfn (pwqn0048kb-a) 2012 renesas electronics corporation. all rights reserved. detail of a part s y e lp sx ba b m a d e 36 37 24 25 12 13 1 48 a s b a s d2 e2 exposed die pad item d2 e2 a min nom max 5.45 5.50 exposed die pad variations 5.55 min nom max 5.45 5.50 5.55 jeita package code renesas code previous code mass (typ.) [g] p-hwqfn48-7x7-0.50 pwqn0048kb-a 48pjn-a p48k8-50-5b4-5 0.13 d e a b e lp 0.40 0.50 7.00 7.00 0.75 0.25 referance symbol min nom max dimension in millimeters 0.70 0.18 0.80 0.30 0.30 0.50 x 0.05 6.95 6.95 7.05 7.05 y 0.05
r01ds0202ej0120 rev.1.20 page 102 of 108 jul 29, 2016 rx110 group appendix 1. package dimensions figure f 40-pin hwqfn (pwqn0040kc-a) 2012 renesas electronics corporation. all rights reserved. jeita package code renesas code previous code mass (typ.) [g] p-hwqfn40-6x6-0.50 pwqn0040kc-a p40k8-50-4b4-4 0.09 detail of a part s y e lp sx ba b m a d e 30 20 21 10 11 1 40 a s b a s d2 e2 31 exposed die pad item d2 e2 a min nom max 4.45 4.50 exposed die pad variations 4.55 min nom max 4.45 4.50 4.55 d e a b e lp 0.40 0.50 6.00 6.00 0.75 0.25 referance symbol min nom max dimension in millimeters 0.70 0.18 0.80 0.30 0.30 0.50 x 0.05 5.95 5.95 6.05 6.05 y 0.05
r01ds0202ej0120 rev.1.20 page 103 of 108 jul 29, 2016 rx110 group appendix 1. package dimensions figure g 36-pin wflga (pwlg0036ka-a) jeita package code renesas code previous code mass (typ.) [g] p-wflga36-4x4-0.50 pwlg0036ka-a p36fc-50-aa4-2 0.023 item dimensions d e w e a b x y y1 zd ze 4.00 0.10 4.00 0.10 0.05 0.20 0.69 0.07 0.08 0.50 0.24 0.05 (unit:mm) 0.20 0.75 0.75 s y1 s a s y sx 32x b a b m e s wb zd ze index mark b c a s wa d e e 1 2 e f dc b a 3 4 5 6 c d detail detail e detail b 0.34 0.05 0.55 0.70 0.05 0.55 0.05 0.70 0.05 0.55 0.05 0.75 0.75 0.55 0.55 r0.17 0.05 r0.17 0.05 r0.12 0.05 r0.12 0.05 r0.275 0.05 r0.35 0.05 0.75 0.55 0.05 0.70 0.05 0.55 0.75 0.55 0.05 0.70 0.05 (land pad) (aperture of solder resist) d 2.90 2.90 2012 renesas electronics corporation. all rights reserved.
r01ds0202ej0120 rev.1.20 page 104 of 108 jul 29, 2016 rx110 group revision history revision history rx110 group datasheet rev. date description page summary 0.51 jul 03, 2013 ? first edition, issued 1.00 dec , 2013 1. overview 6, 7 table 1.3 list of products changed 8 figure 1.1 how to read the product part no., memory capacity, and package type changed 9 figure 1.2 block diagram changed 4. i/o registers 44 table 4.1 list of i/o registers (address order) changed 5. electrical characteristics 45 to 91 changed revision history
r01ds0202ej0120 rev.1.20 page 105 of 108 jul 29, 2016 rx110 group revision history classifications - items with technical update document number: changes according to the corresponding i ssued technical update - items without technical update documen t number: minor changes that do not re quire technical update to be issued rev. date description classification page summary 1.20 jul 29, 2016 1. overview 18 to 25 table 1.5 to 1.9 note 1 regarding i/o power source is avcc0 for the ports (p4, pj6, and pj7), added 5. electrical characteristics 45 table 5.1 absolute maximum ratings, analog power supply voltage added 45 table 5.2 recommended operating conditions, vrefh0 / vrefl0 added 51 table 5.8 dc characteristics (6), increment for iwdt operation added 52 table 5.9 dc characteristics (7) permissible total consumption power added tn-rx*-a135a/e 53 table 5.10 dc characteristics (8), ldv1,2 added 54, 55 table 5.15 permissible output curr ents is divided into d version and g version 93 table 5.45 rom (flash memory for code storage) characteristics (2), erasure time - 128-kbyte added tn-rx*-a132a/e 94 table 5.46 rom (flash memory for code storage) characteristics (3), temperature range for the programming/erasure operation changed and erasure time - 128-kbyte added tn-rx*-a132a/e 95, 96 5.9 usage notes added all trademarks and registered trademarks are the property of thei r respective owners.
notes for cmos devices (1) voltage application waveform at input pin: waveform distortion due to input noise or a reflected wave may cause malfunction. if the input of the cmos device stays in the area between vil (max) and vih (min) due to noise, etc., the device may malfunction. take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between vil (max) and vih (min). (2) handling of unused input pins: unconnected cm os device inputs can be cause of malfunction. if an input pin is unconnected, it is possible that an in ternal input level may be generated due to noise, etc., causing malfunction. cmos devices behave differently than bipolar or nmos devices. input levels of cmos devices must be fixed high or low by using pull-up or pull-down circuitry. each unused pin should be connected to vdd or gnd via a resist or if there is a possibility that it will be an output pin. all handling related to unused pins must be judged separately for each device and according to related specifications governing the device. (3) precaution against esd: a strong electric fi eld, when exposed to a mos device, can cause destruction of the gate oxide and ultimately degrade t he device operation. steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. environmental control must be adequat e. when it is dry, a humidifier should be used. it is recommended to avoid using insulators that easily build up static electricity. semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. all test and measurement tools including work benches and floors should be gr ounded. the operator should be grounded using a wrist strap. semiconductor devices must not be touc hed with bare hands. similar precautions need to be taken for pw boards with mounted semiconductor devices. (4) status before initialization: power-on does not necessarily define the in itial status of a mos device. immediately after the power source is turn ed on, devices with reset functions have not yet been initialized. hence, power-on does not guarantee output pin levels, i/o setti ngs or contents of registers. a device is not initialized un til the reset signal is received. a re set operation must be executed immediately after power-on for devices with reset functions. (5) power on/off sequence: in the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. when switching the po wer supply off, as a rule, switch off the external power supply and then the internal power supply. use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. the correct power on/off sequence must be judged separately for each device and according to related specifications governing the device. (6) input of signal during power off state : do not input signals or an i/o pull-up power supply while the device is not powered. the current injection that re sults from input of such a signal or i/o pull-up power supply may cause malfunction and the abnormal cu rrent that passes in the device at this time may cause degradation of internal elem ents. input of signals during th e power off state must be judged separately for each device and according to re lated specifications governing the device.
general precautions in the handling of microprocessing unit and microcontroller unit products the following usage notes are applicable to all microprocessing unit and microcontroller unit products from renesas. for detailed usage notes on the products cov ered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products. 1. handling of unused pins handle unused pins in accordance with the directions given under handling of unused pins in the manual. ? the input pins of cmos products are generally in the high - impedance state. in operation with an unused pin in the open - circuit state, extra electromagnetic noise is induced in the vicinity of lsi, an associated shoot - through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. unused pins should be handled as described under handling of unused pins in the manual. 2. processing at power - on the state of the prod uct is undefined at the moment when power is supplied. ? the states of internal circuits in the lsi are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied. in a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. in a similar way, the states of pins in a product that is reset by an on - chip power - on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified. 3. prohibition of access to reserved addresses access to reserved addresses is prohibited. ? the reserved addresses are provided for the possible future expansion of functions. do not access these addresses; the correct operation of lsi is not guaranteed if they are accessed. 4. clock signals after applying a reset, only release the reset line after the operating clock signal has become stable. when switching the clock signal during program execution, wait until the target clock signal has stabilized. ? when the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable. 5. differences between products before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems. ? the characteristics of microprocessing unit or microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. when changing to a product with a different part number, implement a system - evaluation test for the given product.
notice 1. descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. you are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. renesas electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information. 2. renesas electronics has used reasonable care in preparing the information included in this document, but renesas electronics do es not warrant that such information is error free. renesas electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein. 3. renesas electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property right s of third parties by or arising from the use of renesas electronics products or technical information described in this document. no license, express, implied or otherwise, is granted hereby under any paten ts, copyrights or other intellectual property rights of renesas electronics or others. 4. you should not alter, modify, copy, or otherwise misappropriate any renesas electronics product, whether in whole or in part. renesas electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of renesas electronics product. 5. renesas electronics products are classified according to the following two quality grades: "standard" and "high quality". the recommended applications for each renesas electronics product depends on the product's quality grade, as indicated below. "standard": computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc. "high quality": transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; an ti-crime systems; and safety equipment etc. renesas electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat t o human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). you must check the quality grade of each renesas electronics product before using it in a particular application. you may not use any renesas electronics product for any application for which it is not intended. renesas electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any renesas electronics product for which the product is not intended by renesas electronics. 6. you should use the renesas electronics products described in this document within the range specified by renesas electronics, e specially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. renesas e lectronics shall have no liability for malfunctions or damages arising out of the use of renesas electronics products beyond such specified ranges. 7. although renesas electronics endeavors to improve the quality and reliability of its products, semiconductor products have spec ific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. further, renesas electronics products are not subject to radiation resistance design. please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a renesas electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you. 8. please contact a renesas electronics sales office for details as to environmental matters such as the environmental compatib ility of each renesas electronics product. please use renesas electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the eu rohs directive. renesas electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 9. renesas electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. you should not use renesas electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. when exporting the renesas electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. 10. it is the responsibility of the buyer or distributor of renesas electronics products, who distributes, disposes of, or otherwis e places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, renesas electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of renesas electronics products. 11. this document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of renesas e lectronics. 12. please contact a renesas electronics sales office if you have any questions regarding the information contained in this documen t or renesas electronics products, or if you have any other inquiries. (note 1) "renesas electronics" as used in this document means renesas electronics corporation and also includes its majority-owned subs idiaries. (note 2) "renesas electronics product(s)" means any product developed or manufactured by or for renesas electronics. http://www.renesas.com refer to "http://www.renesas.com/" for the latest and detailed information. renesas electronics america inc. 2801 scott boulevard santa clara, ca 95050-2549, u.s.a. tel: +1-408-588-6000, fax: +1-408-588-6130 renesas electronics canada limited 9251 yonge street, suite 8309 richmond hill, ontario canada l4c 9t3 tel: +1-905-237-2004 renesas electronics europe limited dukes meadow, millboard road, bourne end, buckinghamshire, sl8 5fh, u.k tel: +44-1628-585-100, fax: +44-1628-585-900 renesas electronics europe gmbh arcadiastrasse 10, 40472 dsseldorf, germany tel: +49-211-6503-0, fax: +49-211-6503-1327 renesas electronics (china) co., ltd. room 1709, quantum plaza, no.27 zhichunlu haidian district, beijing 100191, p.r.china tel: +86-10-8235-1155, fax: +86-10-8235-7679 renesas electronics (shanghai) co., ltd. unit 301, tower a, central towers, 555 langao road, putuo district, shanghai, p. r. china 200333 tel: +86-21-2226-0888, fax: +86-21-2226-0999 renesas electronics hong kong limited unit 1601-1611, 16/f., tower 2, grand century place, 193 prince edward road west, mongkok, kowloon, hong kong tel: +852-2265-6688, fax: +852 2886-9022 renesas electronics taiwan co., ltd. 13f, no. 363, fu shing north road, taipei 10543, taiwan tel: +886-2-8175-9600, fax: +886 2-8175-9670 renesas electronics singapore pte. ltd. 80 bendemeer road, unit #06-02 hyflux innovation centre, singapore 339949 tel: +65-6213-0200, fax: +65-6213-0300 renesas electronics malaysia sdn.bhd. unit 1207, block b, menara amcorp, amcorp trade centre, no. 18, jln persiaran barat, 46050 petaling jaya, selangor darul ehsan, malaysia tel: +60-3-7955-9390, fax: +60-3-7955-9510 renesas electronics india pvt. ltd. no.777c, 100 feet road, hal ii stage, indiranagar, bangalore, india tel: +91-80-67208700, fax: +91-80-67208777 renesas electronics korea co., ltd. 12f., 234 teheran-ro, gangnam-gu, seoul, 135-080, korea tel: +82-2-558-3737, fax: +82-2-558-5141 sales offices ? 2016 renesas electronics corporation. all rights reserved. colophon 5.0

▲Up To Search▲

Price & Availability of RX110-16

	To Download RX110-16 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .